- 11 Oct, 2017 1 commit
-
-
Robert Jordens authored
-
- 10 Oct, 2017 1 commit
-
-
Robert Jordens authored
-
- 27 Sep, 2017 1 commit
-
-
Robert Jordens authored
-
- 06 Sep, 2017 2 commits
-
-
Sebastien Bourdeauducq authored
-
Sebastien Bourdeauducq authored
-
- 31 Aug, 2017 1 commit
-
-
Sebastien Bourdeauducq authored
-
- 30 Aug, 2017 1 commit
-
-
Sebastien Bourdeauducq authored
-
- 26 Aug, 2017 3 commits
-
-
Sebastien Bourdeauducq authored
-
Sebastien Bourdeauducq authored
-
Sebastien Bourdeauducq authored
-
- 21 Aug, 2017 4 commits
-
-
Robert Jordens authored
-
Robert Jordens authored
From 114590496cd9e609a162d73a0b5c404f8e07a5906607d486f86790d1463e1381 /tmp/Sayma_AMC_platform.xdc
-
Sebastien Bourdeauducq authored
-
Sebastien Bourdeauducq authored
-
- 20 Aug, 2017 7 commits
-
-
Sebastien Bourdeauducq authored
-
Sebastien Bourdeauducq authored
-
Sebastien Bourdeauducq authored
-
Sebastien Bourdeauducq authored
-
Sebastien Bourdeauducq authored
-
Sebastien Bourdeauducq authored
-
Sebastien Bourdeauducq authored
-
- 17 Aug, 2017 6 commits
-
-
Sebastien Bourdeauducq authored
-
Sebastien Bourdeauducq authored
-
Sebastien Bourdeauducq authored
This reverts commit b0470e94.
-
Sebastien Bourdeauducq authored
-
Sebastien Bourdeauducq authored
-
Sebastien Bourdeauducq authored
-
- 16 Aug, 2017 4 commits
-
-
Sebastien Bourdeauducq authored
-
Sebastien Bourdeauducq authored
-
Sebastien Bourdeauducq authored
-
Sebastien Bourdeauducq authored
-
- 27 Jul, 2017 1 commit
-
-
Sebastien Bourdeauducq authored
-
- 11 Jul, 2017 1 commit
-
-
Florent Kermarrec authored
-
- 10 Jul, 2017 1 commit
-
-
Florent Kermarrec authored
-
- 08 Jul, 2017 2 commits
-
-
whitequark authored
-
mntng authored
-
- 06 Jul, 2017 1 commit
-
-
Robert Jordens authored
-
- 04 Jul, 2017 2 commits
-
-
Florent Kermarrec authored
This allows finer selection of signals when connection is partial.
-
Florent Kermarrec authored
-
- 02 Jul, 2017 1 commit
-
-
Robert Jordens authored
* this is not a binary-to-gray encoder, i.e. no pipeline * binary and gray would otherwise be out-of-sync for one cycle, even and especially in the same clock domain * appears to be standard practice to ensure their synchronization (http://www.sunburst-design.com/papers/CummingsSNUG2008Boston_CDC.pdf) * causes problems in artiq
-