Skip to content
GitLab
Projects
Groups
Snippets
Help
Loading...
Help
Help
Support
Community forum
Keyboard shortcuts
?
Submit feedback
Contribute to GitLab
Sign in / Register
Toggle navigation
Open sidebar
Kestrel Collaboration
Kestrel LiteX
migen
Commits
96844e8f
Commit
96844e8f
authored
7 years ago
by
Sebastien Bourdeauducq
Browse files
Options
Download
Email Patches
Plain Diff
sayma_rtm: add pins for HMC clocking chips
parent
746e4bcc
Changes
1
Hide whitespace changes
Inline
Side-by-side
Showing
1 changed file
with
11 additions
and
0 deletions
+11
-0
migen/build/platforms/sinara/sayma_rtm.py
migen/build/platforms/sinara/sayma_rtm.py
+11
-0
No files found.
migen/build/platforms/sinara/sayma_rtm.py
View file @
96844e8f
...
@@ -20,6 +20,17 @@ _io = [
...
@@ -20,6 +20,17 @@ _io = [
Subsignal
(
"rx_n"
,
Pins
(
"R17"
)),
# rtm_fpga_lvds1_n
Subsignal
(
"rx_n"
,
Pins
(
"R17"
)),
# rtm_fpga_lvds1_n
IOStandard
(
"LVDS_25"
)
IOStandard
(
"LVDS_25"
)
),
),
# HMC clocking chips (830 and 7043)
(
"hmc_spi"
,
0
,
Subsignal
(
"clk"
,
Pins
(
"A17"
)),
Subsignal
(
"mosi"
,
Pins
(
"B16"
),
Misc
(
"PULLDOWN"
)),
Subsignal
(
"miso"
,
Pins
(
"D9"
)),
# cs[0]=830 cs[1]=7043
Subsignal
(
"cs_n"
,
Pins
(
"C8 D16"
)),
IOStandard
(
"LVCMOS25"
)
),
(
"hmc7043_reset"
,
0
,
Pins
(
"E17"
),
IOStandard
(
"LVCMOS25"
)),
]
]
...
...
This diff is collapsed.
Click to expand it.
Write
Preview
Markdown
is supported
0%
Try again
or
attach a new file
.
Attach a file
Cancel
You are about to add
0
people
to the discussion. Proceed with caution.
Finish editing this message first!
Cancel
Please
register
or
sign in
to comment