- 15 Jan, 2021 1 commit
-
-
Raptor Engineering Development Team authored
-
- 16 Oct, 2020 2 commits
-
-
Raptor Engineering Development Team authored
There is a conflict between the LiteX way of doing things and the POWER way of handling interrupt tables. LiteX expects to be able to put a ROM at address 0 and load an application into RAM at a higher address; POWER is architected to jump to exception handlers at 0x100...0x1000. As a result of this, we have taken the approach of placing generic exception handler entry / exit routines into ROM, and reserving a single pointer in SRAM to determine the C ISR handler location. If no application is loaded, this pointer is set to the BIOS ROM ISR. When an application loads, before reenabling interrupts, it needs to set __rom_isr_address to the address of the application's ISR, otherwise the BIOS ROM ISR will continue to be used. Tested to operate with the built-in UART in IRQ mode, both in BIOS and in loaded RAM application.
-
Raptor Engineering Development Team authored
-
- 01 Aug, 2020 3 commits
-
-
Raptor Engineering Development Team authored
This reverts commit f3dda2b1.
-
Raptor Engineering Development Team authored
-
Raptor Engineering Development Team authored
-
- 21 Jul, 2020 3 commits
-
-
Florent Kermarrec authored
-
Florent Kermarrec authored
-
Florent Kermarrec authored
-
- 20 Jul, 2020 7 commits
-
-
enjoy-digital authored
Fix Vivado crash when using 1:1 wishbone.Converter
-
enjoy-digital authored
wire up missing register bits.
-
enjoy-digital authored
interconnect/csr_bus: fix paged access warning
-
Ilia Sergachev authored
-
Jędrzej Boczar authored
Fixes an issue with Vivado which crashes with SIGSEGV when building litex-buildenv at: https://github.com/antmicro/litex-buildenv/commit/cc003bef3ac1407f9788ec8b7cc52d5981f8364a and litex bumped to 4a18b828, with options: CPU=mor1kx; CPU_VARIANT=linux; PLATFORM=arty; FIRMWARE=linux; TARGET=net The only difference in Verilog is that we avoid creating new Interface and doing `new_interface.connect(interface)`, so this shouldn't make any difference, but this somehow generates the error in Vivado (tested on v2018.3 and v2019.2).
-
Florent Kermarrec authored
software/liblitesdcard/spisdcard: remove optimization on receive_block (not working on all configs) and increase max clk_freq to 20MHz.
-
Florent Kermarrec authored
- Make sure MOSI is latched on start, MISO is stable during Xfer (last value). - Allow clk_divider down to 2. - improve test errors reporting with hex() on AssertEqual.
-
- 18 Jul, 2020 1 commit
-
-
bunnie authored
Not sure how they went missing...but just noticed them.
-
- 17 Jul, 2020 4 commits
-
-
Florent Kermarrec authored
-
Florent Kermarrec authored
-
Florent Kermarrec authored
-
Florent Kermarrec authored
-
- 16 Jul, 2020 6 commits
-
-
Florent Kermarrec authored
For example: { "Image": "0x40000000", "bootargs": { "r1": "0x12345678", } } will copy Image to 0x40000000 and set r1 to 0x12345678. By default, r1,r2,r3 are set to 0 and addr is the address if the last loaded image, so: { "Image": "0x40000000", "rootfs.cpio": "0x40800000", "rv32.dtb": "0x41000000", "emulator.bin": "0x41100000", } is equivalent to: { "Image": "0x40000000", "rootfs.cpio": "0x40800000", "rv32.dtb": "0x41000000", "emulator.bin": "0x41100000", "bootargs": { "r1": "0x00000000", "r2": "0x00000000", "r3": "0x00000000", "addr": "0x00000000", } }
-
enjoy-digital authored
Add AXILiteDownConverter
-
Jędrzej Boczar authored
-
Jędrzej Boczar authored
-
enjoy-digital authored
Add AXILite components: AXILiteSRAM and AXILite2CSR
-
Jędrzej Boczar authored
-
- 15 Jul, 2020 8 commits
-
-
Jędrzej Boczar authored
-
Jędrzej Boczar authored
-
Jędrzej Boczar authored
-
enjoy-digital authored
symbiflow: changed toolchain command names in Makefile
-
Jędrzej Boczar authored
-
Alessandro Comodi authored
Signed-off-by: Alessandro Comodi <acomodi@antmicro.com>
-
Jędrzej Boczar authored
-
Jędrzej Boczar authored
-
- 14 Jul, 2020 1 commit
-
-
Jędrzej Boczar authored
-
- 13 Jul, 2020 1 commit
-
-
Florent Kermarrec authored
build/lattice/trellis: set default spimode to None (--spimode not passed to ecppack) as default instead of fast-read. Using fast-read as default prevent loading the .bit via JTAG (see #589).
-
- 11 Jul, 2020 3 commits
-
-
Florent Kermarrec authored
-
enjoy-digital authored
trellis: Add option to select SPI mode.
-
Owen Kirby authored
This allows a significant speedup when booting large bitstreams on ECP5 boards that support dual or quad SPI operation.
-