- 11 Nov, 2018 3 commits
-
-
whitequark authored
-
whitequark authored
Otherwise, the LDF file contains some sort of default configuration, which is confusing.
-
whitequark authored
-
- 09 Nov, 2018 1 commit
-
-
whitequark authored
-
- 08 Nov, 2018 8 commits
-
-
William D. Jones authored
-
whitequark authored
-
whitequark authored
-
whitequark authored
-
whitequark authored
-
whitequark authored
-
whitequark authored
This also alters the build_top.sh script to be always generated, like in IcestormToolchain, and makes the build script more robust on both Linux and Windows. This commit has not been tested on Windows but should not break anything, in principle...
-
whitequark authored
It does not exist for e.g. ECP.
-
- 02 Nov, 2018 1 commit
-
-
Staf Verhaegen authored
For flexibility duck typing is used and just the existence of oe, o and optionally i attributes is checked. This allows to use a `Record` or `SimpleNamespace`.
-
- 31 Oct, 2018 1 commit
-
-
William D. Jones authored
I/O is renamed to bring connector names more in line with what's already in Migen.
-
- 26 Oct, 2018 1 commit
-
-
Staf Verhaegen authored
-
- 12 Oct, 2018 2 commits
-
-
William D. Jones authored
-
bunnie authored
-
- 09 Oct, 2018 1 commit
-
-
whitequark authored
str(value) serializes to e.g. <Constant object at 0x7f3f94f346d8>, which is randomized due to ASLR even with e.g. PYTHONHASHSEED set.
-
- 04 Oct, 2018 2 commits
-
-
N. Engelhardt authored
add a print to show user context when an exception is raised while evaluating a generator yield statement in simulation
-
William D. Jones authored
-
- 02 Oct, 2018 1 commit
-
-
Piotr Esden-Tempski authored
-
- 21 Sep, 2018 1 commit
-
-
Piotr Esden-Tempski authored
-
- 20 Sep, 2018 1 commit
-
-
hartytp authored
-
- 19 Sep, 2018 2 commits
-
-
Sebastien Bourdeauducq authored
Breaks inouts with vivado. This reverts commit 2a7e33e9.
-
hartytp authored
-
- 17 Sep, 2018 2 commits
-
-
whitequark authored
-
whitequark authored
When filing a bug report, it is useful to have the complete toolchain invocation, including synthesis and P&R command line options.
-
- 10 Sep, 2018 1 commit
-
-
David Craven authored
-
- 04 Sep, 2018 1 commit
-
-
William D. Jones authored
-
- 29 Aug, 2018 1 commit
-
-
Robert Jördens authored
* Set USR_ACCESS to a timestamp. that enables a bit of bitstream forensics when the origin is unclear. * Set USERID to all-ones. E.g. misoc/artiq can set it to a shortened git hash.
-
- 28 Aug, 2018 1 commit
-
-
William D. Jones authored
-
- 21 Aug, 2018 1 commit
-
-
Daniel Kucera authored
-
- 17 Aug, 2018 1 commit
-
-
Robin Ole Heinemann authored
-
- 13 Aug, 2018 1 commit
-
-
William D. Jones authored
-
- 30 Jul, 2018 4 commits
-
-
whitequark authored
Only useful in simulation to avoid junk transitions and their effect without (slowly) simulating power-on-reset logic.
-
whitequark authored
-
whitequark authored
Tristate support in Yosys is "experimental", as it warns every time it encounters a tristate assign, and indeed there is a number of bugs that can be hit if doing anything non-trivial with Yosys and Arachne.
-
whitequark authored
Before this commit, convert() mutated the input fragment, and calling it twice on the same fragment produced invalid Verilog because e.g. specials get lowered twice.
-
- 29 Jul, 2018 1 commit
-
-
whitequark authored
This is similar to what misoc's CSR registers provide.
-
- 26 Jul, 2018 1 commit
-
-
Sebastien Bourdeauducq authored
-