- 30 Jul, 2018 3 commits
-
-
whitequark authored
-
whitequark authored
Tristate support in Yosys is "experimental", as it warns every time it encounters a tristate assign, and indeed there is a number of bugs that can be hit if doing anything non-trivial with Yosys and Arachne.
-
whitequark authored
Before this commit, convert() mutated the input fragment, and calling it twice on the same fragment produced invalid Verilog because e.g. specials get lowered twice.
-
- 29 Jul, 2018 1 commit
-
-
whitequark authored
This is similar to what misoc's CSR registers provide.
-
- 26 Jul, 2018 1 commit
-
-
Sebastien Bourdeauducq authored
-
- 24 Jul, 2018 2 commits
-
-
Sebastien Bourdeauducq authored
-
Sebastien Bourdeauducq authored
-
- 17 Jul, 2018 3 commits
-
-
Sebastien Bourdeauducq authored
-
Sebastien Bourdeauducq authored
-
William D. Jones authored
-
- 11 Jul, 2018 1 commit
-
-
Sebastien Bourdeauducq authored
-
- 05 Jul, 2018 1 commit
-
-
Florent Kermarrec authored
-
- 03 Jul, 2018 1 commit
-
-
Thomas Harty authored
-
- 27 Jun, 2018 1 commit
-
-
Sebastien Bourdeauducq authored
-
- 25 Jun, 2018 2 commits
-
-
Sebastien Bourdeauducq authored
-
Sebastien Bourdeauducq authored
-
- 23 Jun, 2018 1 commit
-
-
whitequark authored
Fixes #114.
-
- 22 Jun, 2018 11 commits
-
-
Caleb Jamison authored
-
Caleb Jamison authored
-
Caleb Jamison authored
-
Caleb Jamison authored
-
Caleb Jamison authored
-
Caleb Jamison authored
-
Caleb Jamison authored
-
Caleb Jamison authored
-
Caleb Jamison authored
-
Caleb Jamison authored
The litex config doesn't have the eth_ref_clk that's found in the diligent xdc file. Removed _35t from filename, as there is no difference between the 35 and 100 in pins of the xdc files. Need input for chipkit io and analog, and on power measurements.
-
Caleb Jamison authored
Derived from Digilent's XDC and Schematic files, and from William D. Jones' Arty S7 file in this repo.
-
- 19 Jun, 2018 1 commit
-
-
Mikołaj Sowiński authored
-
- 15 Jun, 2018 2 commits
-
-
Robert Jördens authored
-
Robert Jördens authored
-
- 13 Jun, 2018 3 commits
-
-
Sebastien Bourdeauducq authored
-
Sebastien Bourdeauducq authored
-
Sebastien Bourdeauducq authored
-
- 12 Jun, 2018 1 commit
-
-
Robert Jördens authored
-
- 10 Jun, 2018 1 commit
-
-
Robert Jördens authored
verilog 2001 4.5.1
-
- 06 Jun, 2018 1 commit
-
-
Florent Kermarrec authored
-
- 05 Jun, 2018 1 commit
-
-
Florent Kermarrec authored
revert genlib/cdc: add optional master parameter to ElasticBuffer to allow sharing write reset between ElasticBuffers
-
- 04 Jun, 2018 1 commit
-
-
Florent Kermarrec authored
genlib/cdc: add optional master parameter to ElasticBuffer to allow sharing write reset between ElasticBuffers
-
- 30 May, 2018 1 commit
-
-
whitequark authored
-