Skip to content
GitLab
Projects
Groups
Snippets
Help
Loading...
Help
Help
Support
Community forum
Keyboard shortcuts
?
Submit feedback
Contribute to GitLab
Sign in / Register
Toggle navigation
Open sidebar
Kestrel Collaboration
Kestrel LiteX
migen
Commits
1ec3ea9a
Commit
1ec3ea9a
authored
6 years ago
by
Sebastien Bourdeauducq
Browse files
Options
Download
Email Patches
Plain Diff
sayma_rtm: add hmc7043_gpo
parent
b515b0e8
Changes
1
Hide whitespace changes
Inline
Side-by-side
Showing
1 changed file
with
1 addition
and
0 deletions
+1
-0
migen/build/platforms/sinara/sayma_rtm.py
migen/build/platforms/sinara/sayma_rtm.py
+1
-0
No files found.
migen/build/platforms/sinara/sayma_rtm.py
View file @
1ec3ea9a
...
@@ -30,6 +30,7 @@ _io = [
...
@@ -30,6 +30,7 @@ _io = [
IOStandard
(
"LVCMOS33"
)
IOStandard
(
"LVCMOS33"
)
),
),
(
"hmc7043_reset"
,
0
,
Pins
(
"E17"
),
IOStandard
(
"LVCMOS33"
)),
(
"hmc7043_reset"
,
0
,
Pins
(
"E17"
),
IOStandard
(
"LVCMOS33"
)),
(
"hmc7043_gpo"
,
0
,
Pins
(
"D8"
),
IOStandard
(
"LVCMOS33"
)),
# clock mux
# clock mux
(
"clk_src_ext_sel"
,
0
,
Pins
(
"P15"
),
IOStandard
(
"LVCMOS18"
)),
(
"clk_src_ext_sel"
,
0
,
Pins
(
"P15"
),
IOStandard
(
"LVCMOS18"
)),
...
...
This diff is collapsed.
Click to expand it.
Write
Preview
Markdown
is supported
0%
Try again
or
attach a new file
.
Attach a file
Cancel
You are about to add
0
people
to the discussion. Proceed with caution.
Finish editing this message first!
Cancel
Please
register
or
sign in
to comment