This avoids clock domain crossing glitches between the SPI core and the sequencer logic.
Attach a file by drag & drop or click to upload
Raptor Engineering Development Team authored