L

lpc-spi-bridge-fpga

Reset KAIVB to 0x0 on reset line assertion
This ensures the CPU is in a known state for the firmware to begin reconfiguration after a reset assertion
6ee72c68
Name Last commit Last update