GitLab

This is required due to the extra input register on both FSI master
and slave.  Without the extra turnaround time, stale data from the
TAR period can trigger spurious START signals.

As before, this value is not provided in the specification, but appears
to fall well below actual TAR times as observed on IBM POWER9 hardware.