- 13 Jan, 2020 1 commit
-
-
Mark authored
-
- 10 Jan, 2020 1 commit
-
-
Florent Kermarrec authored
-
- 09 Jan, 2020 3 commits
-
-
Florent Kermarrec authored
-
Florent Kermarrec authored
-
Marcin Sloniewski authored
At the start output of the pll is not stabilized, which caused malfunctions when used for sys clock domain. Use AsyncResetSynchronizer to start clock domains on pll locked signal.
-
- 07 Jan, 2020 1 commit
-
-
Arnaud Durand authored
-
- 31 Dec, 2019 5 commits
-
-
Florent Kermarrec authored
-
Florent Kermarrec authored
-
Florent Kermarrec authored
-
Florent Kermarrec authored
targets/de10lite: rename VideoSoC to VGASoC (to avoid confusion with VideoSoC as used on Video designs with framebuffer)
-
Florent Kermarrec authored
-
- 30 Dec, 2019 5 commits
-
-
msloniewski authored
Add VideoSoC build option, based on Frank Buss example.
-
msloniewski authored
Use PLL to generate clock for both sys clock domain and clock domain for sdram. Additionally set up clock domain for VGA periph.
-
msloniewski authored
Use single image with memory initialization to make more space for SoC ROM sector.
-
msloniewski authored
V10 and W10 pins were used in UART periph, causing error when gpio_0 were requested.
-
Giammarco Zacheo authored
-
- 06 Dec, 2019 1 commit
-
-
Florent Kermarrec authored
targets: keep attributes are no longer needed since automatically added when applying constraints to signals.
-
- 03 Dec, 2019 1 commit
-
-
Florent Kermarrec authored
-
- 06 Nov, 2019 1 commit
-
-
Florent Kermarrec authored
-
- 30 Oct, 2019 1 commit
-
-
Florent Kermarrec authored
-
- 09 Oct, 2019 1 commit
-
-
Florent Kermarrec authored
-
- 03 Sep, 2019 1 commit
-
-
Florent Kermarrec authored
-
- 01 Sep, 2019 1 commit
-
-
Florent Kermarrec authored
targets/__init__: comment targets import until we found a way to avoid litedram/liteeth dependecies for targets no using them.
-
- 26 Aug, 2019 3 commits
-
-
Florent Kermarrec authored
-
Florent Kermarrec authored
-
Florent Kermarrec authored
-
- 22 Aug, 2019 1 commit
-
-
Arnaud Durand authored
The system clock was driven directly while it should be driven by the PLL.
-
- 11 Aug, 2019 1 commit
-
-
DurandA authored
-
- 09 Aug, 2019 4 commits
- 07 Aug, 2019 1 commit
-
-
Florent Kermarrec authored
- use 1e9/freq for default_clk_period - add default serial on tinyfpga_bx - use S6PLL on minispartan6 - add SPIFlash pins on versa_ecp5
-
- 12 Jul, 2019 1 commit
-
-
Florent Kermarrec authored
-
- 09 Jul, 2019 1 commit
-
-
David Shah authored
Signed-off-by: David Shah <dave@ds0.me>
-
- 24 Jun, 2019 1 commit
-
-
Florent Kermarrec authored
-
- 10 Jun, 2019 2 commits
-
-
Florent Kermarrec authored
-
Florent Kermarrec authored
-