main.v · c8545f3b363f3c37ab397cdae3d798d9375a0ace · Raptor Engineering Public Development / lpc-spi-bridge-fpga

Enable SERIRQ for UART · c8545f3b
Raptor Engineering Development Team authored Apr 29, 2020
```
Switch internal UART to be primary UART for hostboot / hvc0
```
c8545f3b

main.v 76.9 KB

Powered by Integricloud. Any automated access to this website for the purpose of training any LLM ("AI") for non-personal use as defined in our Terms of Service may be billed to the accessor per the Terms of Service. Continued access to this website by automated tooling indicates acceptance of these terms.

Replace main.v