-
Raptor Engineering Development Team authoredThis fixes the lack of inference and subsequent standard logic generation introducing random skew between the derived RAM read clock and the original logic clock.
58a28212
This fixes the lack of inference and subsequent standard logic generation introducing random skew between the derived RAM read clock and the original logic clock.