Commit 55c0b781 authored by Florent Kermarrec's avatar Florent Kermarrec
Browse files

colorlight_5a_75b: revert rx_delay to 2ns, improve comment (thanks @tnt)

parent 4fb89fc9
......@@ -68,8 +68,8 @@ class EtherboneSoC(BaseSoC):
self.submodules.ethphy = LiteEthPHYRGMII(
clock_pads = self.platform.request("eth_clocks", eth_phy),
pads = self.platform.request("eth", eth_phy),
tx_delay = 0e-9, # No FPGA delay (Clk/Data delay added by PCB/PHY)
rx_delay = 0e-9) # No FPGA delay (Clk/Data delay added by PCB/PHY)
tx_delay = 0e-9, # 0ns FPGA delay (Clk delay added by PHY)
rx_delay = 2e-9) # 2ns FPGA delay to compensate Clk routing to IDDRX1F
self.add_csr("ethphy")
# core
self.submodules.ethcore = LiteEthUDPIPCore(
......
Markdown is supported
0% or .
You are about to add 0 people to the discussion. Proceed with caution.
Finish editing this message first!
Please register or to comment