kc705.py 4.44 KB
Newer Older
1 2
#!/usr/bin/env python3

Florent Kermarrec's avatar
Florent Kermarrec committed
3 4 5 6 7
# This file is Copyright (c) 2014-2015 Sebastien Bourdeauducq <sb@m-labs.hk>
# This file is Copyright (c) 2014-2019 Florent Kermarrec <florent@enjoy-digital.fr>
# This file is Copyright (c) 2014-2015 Yann Sionneau <ys@m-labs.hk>
# License: BSD

8 9 10 11
import argparse

from migen import *

12
from litex_boards.platforms import kc705
13 14 15 16 17 18 19 20 21

from litex.soc.cores.clock import *
from litex.soc.integration.soc_sdram import *
from litex.soc.integration.builder import *

from litedram.modules import MT8JTF12864
from litedram.phy import s7ddrphy

from liteeth.phy import LiteEthPHY
Florent Kermarrec's avatar
Florent Kermarrec committed
22
from liteeth.mac import LiteEthMAC
23 24 25 26 27

# CRG ----------------------------------------------------------------------------------------------

class _CRG(Module):
    def __init__(self, platform, sys_clk_freq):
28 29
        self.clock_domains.cd_sys    = ClockDomain()
        self.clock_domains.cd_sys4x  = ClockDomain(reset_less=True)
30 31 32 33 34 35 36
        self.clock_domains.cd_clk200 = ClockDomain()

        # # #

        self.submodules.pll = pll = S7MMCM(speedgrade=-2)
        self.comb += pll.reset.eq(platform.request("cpu_reset"))
        pll.register_clkin(platform.request("clk200"), 200e6)
37 38
        pll.create_clkout(self.cd_sys,    sys_clk_freq)
        pll.create_clkout(self.cd_sys4x,  4*sys_clk_freq)
39 40 41 42 43 44 45
        pll.create_clkout(self.cd_clk200, 200e6)

        self.submodules.idelayctrl = S7IDELAYCTRL(self.cd_clk200)

# BaseSoC ------------------------------------------------------------------------------------------

class BaseSoC(SoCSDRAM):
46
    def __init__(self, sys_clk_freq=int(125e6), integrated_rom_size=0x8000, **kwargs):
47
        platform = kc705.Platform()
48 49

        # SoCSDRAM ---------------------------------------------------------------------------------
50
        SoCSDRAM.__init__(self, platform, clk_freq=sys_clk_freq,
51 52 53
            integrated_rom_size  = integrated_rom_size,
            integrated_sram_size = 0x8000,
            **kwargs)
54

55
        # CRG --------------------------------------------------------------------------------------
56 57
        self.submodules.crg = _CRG(platform, sys_clk_freq)

58 59 60 61 62 63 64 65 66 67 68 69 70
        # DDR3 SDRAM -------------------------------------------------------------------------------
        if not self.integrated_main_ram_size:
            self.submodules.ddrphy = s7ddrphy.K7DDRPHY(platform.request("ddram"),
                memtype      = "DDR3",
                nphases      = 4,
                sys_clk_freq = sys_clk_freq)
            self.add_csr("ddrphy")
            sdram_module = MT8JTF12864(sys_clk_freq, "1:4")
            self.register_sdram(self.ddrphy,
                geom_settings   = sdram_module.geom_settings,
                timing_settings = sdram_module.timing_settings)

# EthernetSoC --------------------------------------------------------------------------------------
71 72 73

class EthernetSoC(BaseSoC):
    mem_map = {
74
        "ethmac": 0xb0000000,
75 76 77 78
    }
    mem_map.update(BaseSoC.mem_map)

    def __init__(self, **kwargs):
79
        BaseSoC.__init__(self, integrated_rom_size=0x10000, **kwargs)
80 81 82 83 84 85

        self.submodules.ethphy = LiteEthPHY(self.platform.request("eth_clocks"),
                                            self.platform.request("eth"), clk_freq=self.clk_freq)
        self.add_csr("ethphy")
        self.submodules.ethmac = LiteEthMAC(phy=self.ethphy, dw=32,
            interface="wishbone", endianness=self.cpu.endianness)
Florent Kermarrec's avatar
Florent Kermarrec committed
86
        self.add_wb_slave(self.mem_map["ethmac"], self.ethmac.bus, 0x2000)
87
        self.add_memory_region("ethmac", self.mem_map["ethmac"], 0x2000, type="io")
88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115
        self.add_csr("ethmac")
        self.add_interrupt("ethmac")

        self.platform.add_period_constraint(self.ethphy.crg.cd_eth_rx.clk, 1e9/125e6)
        self.platform.add_period_constraint(self.ethphy.crg.cd_eth_tx.clk, 1e9/125e6)
        self.platform.add_false_path_constraints(
            self.crg.cd_sys.clk,
            self.ethphy.crg.cd_eth_rx.clk,
            self.ethphy.crg.cd_eth_tx.clk)

# Build --------------------------------------------------------------------------------------------

def main():
    parser = argparse.ArgumentParser(description="LiteX SoC on KC705")
    builder_args(parser)
    soc_sdram_args(parser)
    parser.add_argument("--with-ethernet", action="store_true",
                        help="enable Ethernet support")
    args = parser.parse_args()

    cls = EthernetSoC if args.with_ethernet else BaseSoC
    soc = cls(**soc_sdram_argdict(args))
    builder = Builder(soc, **builder_argdict(args))
    builder.build()


if __name__ == "__main__":
    main()