de0nano.py 3.48 KB
Newer Older
1 2
#!/usr/bin/env python3

Florent Kermarrec's avatar
Florent Kermarrec committed
3 4 5
# This file is Copyright (c) 2015-2019 Florent Kermarrec <florent@enjoy-digital.fr>
# License: BSD

6 7 8 9
import argparse

from migen import *

10
from litex_boards.platforms import de0nano
11 12 13 14 15 16 17 18 19 20 21

from litex.soc.integration.soc_sdram import *
from litex.soc.integration.builder import *

from litedram.modules import IS42S16160
from litedram.phy import GENSDRPHY

# CRG ----------------------------------------------------------------------------------------------

class _CRG(Module):
    def __init__(self, platform):
22
        self.clock_domains.cd_sys    = ClockDomain()
23
        self.clock_domains.cd_sys_ps = ClockDomain()
24
        self.clock_domains.cd_por    = ClockDomain(reset_less=True)
25 26 27

        # # #

28
        # Power on reset
29 30 31 32 33 34 35 36
        rst_n = Signal()
        self.sync.por += rst_n.eq(1)
        self.comb += [
            self.cd_por.clk.eq(self.cd_sys.clk),
            self.cd_sys.rst.eq(~rst_n),
            self.cd_sys_ps.rst.eq(~rst_n)
        ]

37
        # Sys Clk / SDRAM Clk
38 39 40 41
        clk50 = platform.request("clk50")
        self.comb += self.cd_sys.clk.eq(clk50)
        self.specials += \
            Instance("ALTPLL",
42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57
                p_BANDWIDTH_TYPE         = "AUTO",
                p_CLK0_DIVIDE_BY         = 1,
                p_CLK0_DUTY_CYCLE        = 50,
                p_CLK0_MULTIPLY_BY       = 1,
                p_CLK0_PHASE_SHIFT       = "-3000",
                p_COMPENSATE_CLOCK       = "CLK0",
                p_INCLK0_INPUT_FREQUENCY = 20000,
                p_OPERATION_MODE         = "ZERO_DELAY_BUFFER",
                i_INCLK                  = clk50,
                o_CLK                    = self.cd_sys_ps.clk,
                i_ARESET                 = ~rst_n,
                i_CLKENA                 = 0x3f,
                i_EXTCLKENA              = 0xf,
                i_FBIN                   = 1,
                i_PFDENA                 = 1,
                i_PLLENA                 = 1,
58 59 60 61 62 63 64 65 66
            )
        self.comb += platform.request("sdram_clock").eq(self.cd_sys_ps.clk)

# BaseSoC ------------------------------------------------------------------------------------------

class BaseSoC(SoCSDRAM):
    def __init__(self, sys_clk_freq=int(50e6), **kwargs):
        assert sys_clk_freq == int(50e6)
        platform = de0nano.Platform()
67 68

        # SoCSDRAM ---------------------------------------------------------------------------------
69
        SoCSDRAM.__init__(self, platform, clk_freq=sys_clk_freq,
70 71
            integrated_rom_size=0x8000,
            **kwargs)
72

73
        # CRG --------------------------------------------------------------------------------------
74 75
        self.submodules.crg = _CRG(platform)

76
        # SDR SDRAM --------------------------------------------------------------------------------
77 78 79 80
        if not self.integrated_main_ram_size:
            self.submodules.sdrphy = GENSDRPHY(platform.request("sdram"))
            sdram_module = IS42S16160(self.clk_freq, "1:1")
            self.register_sdram(self.sdrphy,
81 82
                geom_settings   = sdram_module.geom_settings,
                timing_settings = sdram_module.timing_settings)
83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98

# Build --------------------------------------------------------------------------------------------

def main():
    parser = argparse.ArgumentParser(description="LiteX SoC on DE0 Nano")
    builder_args(parser)
    soc_sdram_args(parser)
    args = parser.parse_args()

    soc = BaseSoC(**soc_sdram_argdict(args))
    builder = Builder(soc, **builder_argdict(args))
    builder.build()


if __name__ == "__main__":
    main()