Skip to content
Projects
Groups
Snippets
Help
Loading...
Help
Support
Keyboard shortcuts
?
Submit feedback
Contribute to GitLab
Sign in / Register
Toggle navigation
L
litedram
Project overview
Project overview
Details
Activity
Releases
Repository
Repository
Files
Commits
Branches
Tags
Contributors
Graph
Compare
Issues
0
Issues
0
List
Boards
Labels
Milestones
Merge Requests
0
Merge Requests
0
Analytics
Analytics
Repository
Value Stream
Wiki
Wiki
Snippets
Snippets
Members
Members
Collapse sidebar
Close sidebar
Activity
Graph
Create a new issue
Commits
Issue Boards
Open sidebar
Kestrel Collaboration
Kestrel LiteX
litedram
Repository
83b31f4f711cec8b5f7ee45a2cf2147207923b18
Switch branch/tag
litedram
litedram
phy
model.py
Find file
Blame
History
Permalink
phy/model: update DFITimingsChecker to new SDRAMModule timings format
· 12d66c11
Jędrzej Boczar
authored
Jan 21, 2021
12d66c11
model.py
21.8 KB
Edit
Web IDE
Replace model.py
×
Attach a file by drag & drop or
click to upload
Commit message
Replace model.py
Replace file
Cancel
A new branch will be created in your fork and a new merge request will be started.
