- 21 Jan, 2020 1 commit
-
-
Florent Kermarrec authored
-
- 18 Jan, 2020 3 commits
-
-
Florent Kermarrec authored
-
Florent Kermarrec authored
-
Florent Kermarrec authored
-
- 17 Jan, 2020 2 commits
-
-
Florent Kermarrec authored
-
Florent Kermarrec authored
-
- 16 Jan, 2020 6 commits
-
-
Tim 'mithro' Ansell authored
-
Florent Kermarrec authored
-
Florent Kermarrec authored
-
enjoy-digital authored
Add Mimas A7 board support
-
Florent Kermarrec authored
aller/tagus/nereid: use crossover UART, rename SoC to PCIe SoC and pass soc_sdram_argdict to PCIeSoC
-
Florent Kermarrec authored
-
- 15 Jan, 2020 3 commits
- 13 Jan, 2020 6 commits
-
-
Florent Kermarrec authored
-
Florent Kermarrec authored
-
enjoy-digital authored
ADD: KX2 and DDR3 support
-
Florent Kermarrec authored
-
Florent Kermarrec authored
-
Mark authored
-
- 11 Jan, 2020 1 commit
-
-
Florent Kermarrec authored
-
- 10 Jan, 2020 2 commits
-
-
Florent Kermarrec authored
-
Florent Kermarrec authored
-
- 09 Jan, 2020 8 commits
-
-
Florent Kermarrec authored
-
Florent Kermarrec authored
-
Florent Kermarrec authored
-
Florent Kermarrec authored
-
enjoy-digital authored
targets/de10lite: use external clock for sys directly
-
Marcin Sloniewski authored
At the start output of the pll is not stabilized, which caused malfunctions when used for sys clock domain. Use AsyncResetSynchronizer to start clock domains on pll locked signal.
-
Gabriel Somlo authored
-
Florent Kermarrec authored
-
- 08 Jan, 2020 2 commits
-
-
Florent Kermarrec authored
-
Florent Kermarrec authored
-
- 07 Jan, 2020 5 commits
-
-
Florent Kermarrec authored
-
Florent Kermarrec authored
-
enjoy-digital authored
add the Hackaday Supercon ECP5 badge
-
enjoy-digital authored
Update ecp5_evn.py
-
Arnaud Durand authored
-
- 06 Jan, 2020 1 commit
-
-
Drew Fustini authored
Add the Hackaday Supercon 2019 badge which has an ECP5 FPGA: https://hackaday.io/project/167255-2019-hackaday-superconference-badge These changes are from Michael Welling's fork: https://github.com/mwelling/linux-on-litex-vexriscv During Supercon, we trying two approaches: - use the built-in 16MB QSPI SRAM - use add-on cartiridge with 32MB SDRAM by Jacob Creedon We were not able to get the QSPI SRAM working so I've removed those changes, and I have just added the changes that are needed to boot Linux with the 32MB SDRAM. Thanks to Jacob Creedon, Greg Davill and Tim Ansell who helped debug. KiCad design files for the SDRAM cartridge are available at: https://github.com/jcreedon/dram-cart/ The SDRAM cartridge PCB is shared at: https://oshpark.com/shared_projects/IQSl2lid More information in this blog post: https://blog.oshpark.com/2019/12/20/ The Hackaday Supercon badge PCB design is here: https://github.com/Spritetm/hadbadge2019_pcb
-