Skip to content
GitLab
Projects
Groups
Snippets
Help
Loading...
Help
Help
Support
Community forum
Keyboard shortcuts
?
Submit feedback
Contribute to GitLab
Sign in / Register
Toggle navigation
Open sidebar
Kestrel Collaboration
Kestrel LiteX
migen
Commits
f7304a17
Commit
f7304a17
authored
8 years ago
by
Robert Jordens
Browse files
Options
Download
Email Patches
Plain Diff
xilinx/ise: fix add_period_constraint
parent
ccf63038
Changes
1
Hide whitespace changes
Inline
Side-by-side
Showing
1 changed file
with
1 addition
and
2 deletions
+1
-2
migen/build/xilinx/ise.py
migen/build/xilinx/ise.py
+1
-2
No files found.
migen/build/xilinx/ise.py
View file @
f7304a17
...
...
@@ -201,10 +201,9 @@ class XilinxISEToolchain:
platform
.
add_platform_command
(
"""
NET "{clk}" TNM_NET = "PRD{clk}";
TIMESPEC "TS{clk}" = PERIOD "PRD{clk}"
{period}
ns HIGH 50%;
TIMESPEC "TS{clk}" = PERIOD "PRD{clk}"
"""
+
str
(
period
)
+
"""
ns HIGH 50%;
"""
,
clk
=
clk
,
period
=
str
(
period
),
)
def
add_false_path_constraint
(
self
,
platform
,
from_
,
to
):
...
...
This diff is collapsed.
Click to expand it.
Write
Preview
Markdown
is supported
0%
Try again
or
attach a new file
.
Attach a file
Cancel
You are about to add
0
people
to the discussion. Proceed with caution.
Finish editing this message first!
Cancel
Please
register
or
sign in
to comment