fhdl: append lowered specials to the original fragment.
This allows using values such as ClockSignal() and ResetSignal() in specials. Also, this commit removes a mismatch between simulation and Verilog synthesis in the way they were using lower_specials().
Showing
Please register or sign in to comment