Skip to content
GitLab
Projects
Groups
Snippets
Help
Loading...
Help
Help
Support
Community forum
Keyboard shortcuts
?
Submit feedback
Contribute to GitLab
Sign in / Register
Toggle navigation
Open sidebar
Kestrel Collaboration
Kestrel LiteX
migen
Commits
ecb5b0a2
Commit
ecb5b0a2
authored
7 years ago
by
Robert Jordens
Browse files
Options
Download
Email Patches
Plain Diff
decorators: pass comb-only modules if no clock domain is specified
parent
b8469c00
Changes
1
Hide whitespace changes
Inline
Side-by-side
Showing
1 changed file
with
3 additions
and
1 deletion
+3
-1
migen/fhdl/decorators.py
migen/fhdl/decorators.py
+3
-1
No files found.
migen/fhdl/decorators.py
View file @
ecb5b0a2
...
@@ -71,7 +71,9 @@ class ControlInserter(ModuleTransformer):
...
@@ -71,7 +71,9 @@ class ControlInserter(ModuleTransformer):
def
transform_fragment
(
self
,
i
,
f
):
def
transform_fragment
(
self
,
i
,
f
):
if
self
.
clock_domains
is
None
:
if
self
.
clock_domains
is
None
:
if
len
(
f
.
sync
)
!=
1
:
if
not
f
.
sync
:
return
if
len
(
f
.
sync
)
>
1
:
raise
ValueError
(
"Control signal clock domains must be specified when module has more than one domain"
)
raise
ValueError
(
"Control signal clock domains must be specified when module has more than one domain"
)
cdn
=
list
(
f
.
sync
.
keys
())[
0
]
cdn
=
list
(
f
.
sync
.
keys
())[
0
]
to_insert
=
[(
getattr
(
i
,
self
.
control_name
),
cdn
)]
to_insert
=
[(
getattr
(
i
,
self
.
control_name
),
cdn
)]
...
...
This diff is collapsed.
Click to expand it.
Write
Preview
Markdown
is supported
0%
Try again
or
attach a new file
.
Attach a file
Cancel
You are about to add
0
people
to the discussion. Proceed with caution.
Finish editing this message first!
Cancel
Please
register
or
sign in
to comment