genlib/misc: add BitSlip
ultrascale ISERDESE3 do not have integrated bitslip so we need one and that's probably better since Xilinx bitslip implementation is always obscure... We could also use it for Kintex7 and Spartan6 ddr phys.
Showing
migen/test/test_bitslip.py
0 → 100644
Please register or sign in to comment