Skip to content

GitLab

  • Projects
  • Groups
  • Snippets
  • Help
    • Loading...
  • Help
    • Help
    • Support
    • Community forum
    • Submit feedback
    • Contribute to GitLab
  • Sign in / Register
L litex
  • Project overview
    • Project overview
    • Details
    • Activity
    • Releases
  • Repository
    • Repository
    • Files
    • Commits
    • Branches
    • Tags
    • Contributors
    • Graph
    • Compare
  • Issues 0
    • Issues 0
    • List
    • Boards
    • Labels
    • Service Desk
    • Milestones
  • Merge requests 1
    • Merge requests 1
  • Operations
    • Operations
    • Incidents
  • Analytics
    • Analytics
    • Repository
    • Value Stream
  • Wiki
    • Wiki
  • Snippets
    • Snippets
  • Members
    • Members
  • Activity
  • Graph
  • Create a new issue
  • Commits
  • Issue Boards
Collapse sidebar
  • Kestrel Collaboration
  • Kestrel LiteX
  • litex
  • Wiki
  • Quick Start

Quick Start · Changes

Page history
Update Quick Start authored Mar 21, 2021 by Raptor Engineering Development Team's avatar Raptor Engineering Development Team
Show whitespace changes
Inline Side-by-side
Showing with 12 additions and 3 deletions
+12 -3
  • Quick-Start.md Quick-Start.md +12 -3
  • No files found.
Quick-Start.md
View page @ f5abce4e
......@@ -14,6 +14,10 @@ git clone https://gitlab.raptorengineering.com/kestrel-collaboration/kestrel-too
git clone https://gitlab.raptorengineering.com/kestrel-collaboration/kestrel-tooling/prjtrellis
git clone https://gitlab.raptorengineering.com/kestrel-collaboration/kestrel-tooling/ghdl
git clone https://gitlab.raptorengineering.com/kestrel-collaboration/kestrel-tooling/ghdl-yosys-plugin
cd nextpnr
git submodule init
git submodule update
cd ../
cd prjtrellis
git submodule init
git submodule update
......@@ -85,6 +89,8 @@ git clone https://gitlab.raptorengineering.com/kestrel-collaboration/kestrel-lit
git clone https://gitlab.raptorengineering.com/kestrel-collaboration/kestrel-litex/pythondata-peripheral-simplertc
git clone https://gitlab.raptorengineering.com/kestrel-collaboration/kestrel-litex/pythondata-peripheral-swiftfsi
git clone https://gitlab.raptorengineering.com/kestrel-collaboration/kestrel-litex/pythondata-peripheral-tercelspi
git clone https://gitlab.raptorengineering.com/kestrel-collaboration/kestrel-firmware/bare-metal-firmware
```
**Install all packages**
......@@ -95,7 +101,7 @@ git clone https://gitlab.raptorengineering.com/kestrel-collaboration/kestrel-lit
```
cd ../litex-boards/litex_boards/targets
./versa_ecp5.py --device=LFE5UM --cpu-type=microwatt --cpu-variant=standard+ghdl --with-ethernet --build
./versa_ecp5.py --device=LFE5UM --cpu-type=microwatt --cpu-variant=standard+ghdl+irq --with-ethernet --build
```
**Program Versa board**
......@@ -115,7 +121,10 @@ Interact with serial console of bootloader using the special-purpose LiteX debug
**Build firmware image**
```
cd firmware
cd bare-metal-firmware
mkdir build
cd build
cmake ..
make
cd ../
```
......@@ -123,6 +132,6 @@ cd ../
**Upload firmware to SoC**
```
python3 ../../../litex/litex/tools/litex_term.py --speed 115200 /dev/ttyUSB0 --kernel firmware/firmware.bin
python3 ../../../litex/litex/tools/litex_term.py --speed 115200 /dev/ttyUSB0 --kernel bare-metal-firmware/firmware.bin
reboot
```
\ No newline at end of file
Clone repository
  • CLA
  • FuseSOC
  • Quick Start

Powered by Integricloud