Skip to content

GitLab

  • Projects
  • Groups
  • Snippets
  • Help
    • Loading...
  • Help
    • Help
    • Support
    • Community forum
    • Submit feedback
    • Contribute to GitLab
  • Sign in / Register
L litex-boards
  • Project overview
    • Project overview
    • Details
    • Activity
    • Releases
  • Repository
    • Repository
    • Files
    • Commits
    • Branches
    • Tags
    • Contributors
    • Graph
    • Compare
  • Issues 0
    • Issues 0
    • List
    • Boards
    • Labels
    • Service Desk
    • Milestones
  • Merge requests 1
    • Merge requests 1
  • CI/CD
    • CI/CD
    • Pipelines
    • Jobs
    • Schedules
  • Operations
    • Operations
    • Incidents
    • Environments
  • Analytics
    • Analytics
    • CI/CD
    • Repository
    • Value Stream
  • Wiki
    • Wiki
  • Snippets
    • Snippets
  • Members
    • Members
  • Activity
  • Graph
  • Create a new issue
  • Jobs
  • Commits
  • Issue Boards
Collapse sidebar
  • Kestrel Collaboration
  • Kestrel LiteX
  • litex-boards
  • Repository

Switch branch/tag
  • litex-boards
  • README.md
Find file BlameHistoryPermalink
  • Raptor Engineering Development Team's avatar
    [RCS Arctic Tern] Minor upgrades to DVO logic configuration · b4fc4c25
    Raptor Engineering Development Team authored Apr 28, 2025
    Merge main clock and DVO clock if SoC clock is the same as the
    required DVO clock frequency.
    
    Add disabled timings for 1024x768 graphics mode
    b4fc4c25
README.md 12.5 KB
EditWeb IDE

Replace README.md

Attach a file by drag & drop or click to upload


Cancel
A new branch will be created in your fork and a new merge request will be started.

Powered by Integricloud