-
Florent Kermarrec authoredStill a WIP but able to do the P&R with modifications on LiteX to generate the IO_PORT constraints but not the IO_LOC for the SDRAM pins.
abccd120
Still a WIP but able to do the P&R with modifications on LiteX to generate the IO_PORT constraints but not the IO_LOC for the SDRAM pins.