This allows creating SoCs with CPU, SDRAM and Etherbone enabled all together.
Attach a file by drag & drop or click to upload
Florent Kermarrec authored