Skip to content
GitLab
Projects
Groups
Snippets
Help
Loading...
Help
Help
Support
Community forum
Keyboard shortcuts
?
Submit feedback
Contribute to GitLab
Sign in / Register
Toggle navigation
Open sidebar
Kestrel Collaboration
Kestrel LiteX
litex-boards
Repository
1916677dc922a67ae59ca3f2f8c415b1c88816d8
Switch branch/tag
litex-boards
litex_boards
platforms
alveo_u280.py
Find file
Blame
History
Permalink
use VREF constraint for DDR4 C0
· 1916677d
Sergiu Mosanu
authored
Jan 28, 2021
1916677d
alveo_u280.py
6.02 KB
Edit
Web IDE
Replace alveo_u280.py
×
Attach a file by drag & drop or
click to upload
Commit message
Replace alveo_u280.py
Replace file
Cancel
A new branch will be created in your fork and a new merge request will be started.
