1. 06 Jun, 2011 1 commit
  2. 04 Jun, 2011 1 commit
  3. 03 Jun, 2011 1 commit
  4. 28 May, 2011 2 commits
  5. 26 May, 2011 3 commits
  6. 19 May, 2011 2 commits
  7. 18 May, 2011 14 commits
  8. 17 May, 2011 2 commits
  9. 11 May, 2011 2 commits
  10. 08 May, 2011 1 commit
  11. 07 May, 2011 1 commit
  12. 05 May, 2011 2 commits
  13. 04 May, 2011 1 commit
  14. 03 May, 2011 1 commit
  15. 29 Apr, 2011 2 commits
  16. 27 Apr, 2011 1 commit
  17. 15 Apr, 2011 1 commit
    • Michael Karcher's avatar
      Remove delays in JEDEC erase sequence · 880e867a
      Michael Karcher authored
      
      It is extremely unlikely that a chip not requiring delays in probe does
      require them in erase. We observed unreliable erasing with a SST49LF004A
      with these delays, so remove them if the are not required.
      
      In review, I got the hint that "probe_jedec goes further by making that
      call conditional on nonzero delay". I decided to ignore that. For
      internal_delay, the small amount of clock cycles wasted for calling
      programmer_delay(0) is negligible compared to LPC cycle times. It might
      be an issue for 5 wasted bytes on the serial line in serprog. OTOH,
      flash erase is still slow compared to 6*5 bytes on a serial port at
      reasonable speed.
      
      Corresponding to flashrom svn r1288.
      Signed-off-by: default avatarMichael Karcher <flashrom@mkarcher.dialup.fu-berlin.de>
      Acked-by: default avatarCarl-Daniel Hailfinger <c-d.hailfinger.devel.2006@gmx.net>
      880e867a
  18. 14 Apr, 2011 2 commits