- 22 Jun, 2022 1 commit
-
-
Martí Bolívar authored
This code has gone unmaintained and bugs continue to be reported against it. We do not have the resources as a project to maintain this in "odd fixes" mode, and nobody has stepped up to maintain it [1], so sadly this must be removed for now. If anyone would like to see civetweb supported in upstream Zephyr again, they are welcome to add it back, as long as they promise to maintain it going forward. Many thanks to everyone who has contributed to civetweb support in Zephyr while it was here. So long and thanks for all the fish. Fixes: #45807 Fixes: #43910 Fixes: #34226 Fixes: #46743 [1] https://lists.zephyrproject.org/g/devel/message/8466 Signed-off-by: Martí Bolívar <marti.bolivar@nordicsemi.no>
-
- 13 Jun, 2022 1 commit
-
-
Anas Nashif authored
Remove intel_s1000_crb entries. The board is no longer available or supported in the zephyr tree. Signed-off-by: Anas Nashif <anas.nashif@intel.com>
-
- 07 Jun, 2022 1 commit
-
-
Ryan Erickson authored
Groups do not work well for CODEOWNERS. Replace LairdCP group with myself. Signed-off-by: Ryan Erickson <ryan.erickson@lairdconnect.com>
-
- 06 Jun, 2022 1 commit
-
-
Piotr Dymacz authored
This includes a basic driver for built-in flash on the Texas Intruments SimpleLink CC13xx/CC26xx SoC series. The driver makes use of driverlib HAL from TI's SDK and was tested on two LaunchXL development boards with CC1352R and CC2652R SoCs: - CC1352R1 LaunchXL - CC26x2R1 LaunchXL Tests were done using: - flash shell sample (samples/drivers/flash_shell) - littlefs filesystem sample (samples/subsys/fs/littlefs)* - MCUboot (bootloader/mcuboot/boot/zephyr)* * additional changes in DTS for the boards were required (partitions table) and are not part of this changeset (will be introduced later) Some additional information about the implementation: 1. TI's Technical Reference Manual for CC13x2 and CC26x2 points out that "An individual 64-bit word can be programmed to change bits 1 to 0" but it seems this 'alignment' requirement is handled internally by the ROM function and thus 'write-block-size' is set to 1. 2. Interrupts, VIMS and line buffers are disabled during flash content update (write or erase) and restored afterwards as recommended by TI. 3. Only RAM to flash write is supported (source of data to be written to flash can't point to flash). 4. The driver doesn't take care of flash sector protection disable as that functionality is handled by CCFG. Write or erase requests which refer to a protected area will fail. Signed-off-by: Piotr Dymacz <pepe2k@gmail.com>
-
- 05 Jun, 2022 1 commit
-
-
Szymon Janc authored
This will help with review process. Signed-off-by: Szymon Janc <szymon.janc@codecoup.pl>
-
- 18 May, 2022 1 commit
-
-
Evgeniy Paltsev authored
Pinmux is depricated (see #39740) and shouldn't be used anymore Signed-off-by: Evgeniy Paltsev <PaltsevEvgeniy@gmail.com> Signed-off-by: Eugeniy Paltsev <Eugeniy.Paltsev@synopsys.com>
-
- 13 May, 2022 1 commit
-
-
Glauber Maroto Ferreira authored
Add myself as code owner of Espressif's pinctrl bindings files. Signed-off-by: Glauber Maroto Ferreira <glauber.ferreira@espressif.com>
-
- 12 May, 2022 2 commits
-
-
Mahesh Mahadevan authored
Add support for the Raydium RM68200 MIPI DSI panel. Signed-off-by: Mahesh Mahadevan <mahesh.mahadevan@nxp.com>
-
Gerard Marull-Paretas authored
Add initial support for MIPI-DSI drivers. Signed-off-by: Gerard Marull-Paretas <gerard@teslabs.com>
-
- 09 May, 2022 1 commit
-
-
Maureen Helm authored
Cleans up SoC devicetree include file locations to follow the convention of dts/<arch>/<vendor>/ Signed-off-by: Maureen Helm <maureen.helm@intel.com>
-
- 29 Apr, 2022 4 commits
-
-
Daniel DeGrasse authored
Add SDMMC subsystem test, to verify functionality of SDMMC portion of subsystem. Signed-off-by: Daniel DeGrasse <daniel.degrasse@nxp.com>
-
Daniel DeGrasse authored
All SD cards require SD CMD0 (reset) and CMD8 (send IF cond) at boot. Add this portion of the initialization flow to SD subsystem, as well as query command to check if card is SDIO. Signed-off-by: Daniel DeGrasse <daniel.degrasse@nxp.com>
-
Daniel DeGrasse authored
Implement SDHC driver for NXP USDHC peripheral, supporting all api calls available in the sdhc driver. This implementation leverages NXP's HAL, and simply implements a shim layer over the HAL itself. Signed-off-by: Daniel DeGrasse <daniel.degrasse@nxp.com>
-
Daniel DeGrasse authored
SD specification definition required for SD host controller headers. Add header file with SD specification definitions. Signed-off-by: Daniel DeGrasse <daniel.degrasse@nxp.com>
-
- 20 Apr, 2022 1 commit
-
-
Glauber Maroto Ferreira authored
- remove myself as *esp32* pinmux code owner - add myself as *esp32* pinctrl code owner Signed-off-by: Glauber Maroto Ferreira <glauber.ferreira@espressif.com>
-
- 14 Apr, 2022 1 commit
-
-
Jaska Uimonen authored
Add Intel ssp driver using dai interface. Signed-off-by: Jaska Uimonen <jaska.uimonen@linux.intel.com>
-
- 13 Apr, 2022 1 commit
-
-
Alberto Escolar Piedras authored
Practically all changes in the last 2 years in this folder are in actual tests, and not in infrastructure. There is no need for me to be added as reviewer to them, specially as all involved know how to ping me if needed. => Remove myself from the CODEOWNERS list for tests/bluetooth/bsim_bt/ Signed-off-by: Alberto Escolar Piedras <alpi@oticon.com>
-
- 08 Apr, 2022 2 commits
-
-
Yuval Peress authored
Move include paths and add new target_include_directories to support backwards compatibility: * /include -> /include/zephyr example: <irq.h> -> <zephyr/irq.h> Issue #41543 Signed-off-by: Yuval Peress <peress@google.com>
-
Carles Cufi authored
This entry was stale, update it with me so I am assigned to reviews. Signed-off-by: Carles Cufi <carles.cufi@nordicsemi.no>
-
- 07 Apr, 2022 2 commits
-
-
Anas Nashif authored
Update file with changed locations. Signed-off-by: Anas Nashif <anas.nashif@intel.com>
-
Anas Nashif authored
Move the kernel documentation up and make it a main chapter. Right now it is hidden very low in the structure under references. Signed-off-by: Anas Nashif <anas.nashif@intel.com>
-
- 01 Apr, 2022 1 commit
-
-
Daniel Leung authored
Add myself to the CODEOWNERS for samples/subsys/logging/syst to make checkpatch happy, and to get notifications of changes in the sample. Signed-off-by: Daniel Leung <daniel.leung@intel.com>
-
- 31 Mar, 2022 1 commit
-
-
Johann Fischer authored
Until now the whole USB device stack code is located in the top subsys/usb directory. Move it to own directory in preparation for upcoming extension and rework of USB support. Signed-off-by: Johann Fischer <johann.fischer@nordicsemi.no>
-
- 29 Mar, 2022 1 commit
-
-
Pavel Vasilyev authored
Add myself as a code owner of Bluetooth mesh subsystem. Signed-off-by: Pavel Vasilyev <pavel.vasilyev@nordicsemi.no>
-
- 25 Mar, 2022 1 commit
-
-
Jedrzej Ciupis authored
This commit adds @jciupis as a codeowner of Nordic's IEEE 802.15.4 files. Signed-off-by: Jedrzej Ciupis <jedrzej.ciupis@nordicsemi.no>
-
- 24 Mar, 2022 6 commits
-
-
Aleksander Wasaznik authored
I, alwa-nordic, am unfamiliar with the the Bluetooth mesh subsystem. Signed-off-by: Aleksander Wasaznik <aleksander.wasaznik@nordicsemi.no>
-
Aleksander Wasaznik authored
I, alwa-nordic, am unfamiliar with the Bluetooth audio subsystem. Signed-off-by: Aleksander Wasaznik <aleksander.wasaznik@nordicsemi.no>
-
Jordan Yates authored
Add a dummy driver for the `vnd,pwm` compatible to allow compilation of drivers utilising PWM when running "build_all" tests. Signed-off-by: Jordan Yates <jordan.yates@data61.csiro.au>
-
Jamie McCrae authored
Assign @greg-leach as owner of BT510 and BT610 boards Signed-off-by: Jamie McCrae <jamie.mccrae@lairdconnect.com>
-
Jamie McCrae authored
Assign @rerikson1 as codeowner of Pinnacle 100 board Signed-off-by: Jamie McCrae <jamie.mccrae@lairdconnect.com>
-
Jamie McCrae authored
Add myself as codeowner for BL* modules Signed-off-by: Jamie McCrae <jamie.mccrae@lairdconnect.com>
-
- 23 Mar, 2022 3 commits
-
-
Jordan Yates authored
Adds an entropy driver that uses Bluetooth HCI commands as its source of randomness. As this method is blocking, the ISR API is not supported. As this method will range from relatively slow (same core Bluetooth HCI controller) to extremely slow (UART HCI Bluetooth controller), use the xoshiro PRNG by default for RNG generation. Implements #37186 Signed-off-by: Jordan Yates <jordan.yates@data61.csiro.au>
-
Andrei-Edward Popa authored
added needed files for reset controller driver Signed-off-by: Andrei-Edward Popa <andrei.popa105@yahoo.com>
-
Dylan Hung authored
Aspeed ast10x0 series SoCs contain a ARM Cortex-M4F processor. This processor operates at 200MHz and executes on SRAM. This patch adds support for ast1030 as the first SoC of this series which is targeted but not limited at the bridge IC in a server system. Signed-off-by: Dylan Hung <dylan_hung@aspeedtech.com> Change-Id: I668af1ff8a36a05da791c3329ae08f5ae712bdd4
-
- 18 Mar, 2022 1 commit
-
-
Stephanos Ioannidis authored
Add @stephanosio as a codeowner for the GitHub infrastructure-related files. Signed-off-by: Stephanos Ioannidis <root@stephanos.io>
-
- 17 Mar, 2022 1 commit
-
-
Tim Lin authored
As mentioned in #42882, the I2C of IT8XXX2 is designed for two different IP blocks, so this PR divides this I2C driver into two compatibles. Signed-off-by: Tim Lin <tim2.lin@ite.corp-partner.google.com>
-
- 15 Mar, 2022 4 commits
-
-
Henrik Brix Andersen authored
Add API for controlling the state of a CAN transceiver. Signed-off-by: Henrik Brix Andersen <hebad@vestas.com>
-
Henrik Brix Andersen authored
This contains accessor macros for getting the maximum bitrate supported by a CAN controller/transceiver combination. Signed-off-by: Henrik Brix Andersen <hebad@vestas.com>
-
Immo Birnbaum authored
Add code ownership for the Xilinx Processor System MIO / EMIO GPIO controller driver. Signed-off-by: Immo Birnbaum <Immo.Birnbaum@weidmueller.com>
-
Yong Cong Sin authored
Add MQTT backed for shell module. Signed-off-by: Yong Cong Sin <yongcong.sin@gmail.com>
-