- 08 Aug, 2021 3 commits
-
-
Mulin Chao authored
Replace the suffix "nuvoton" with "numicro" for Nuvoton microcontroller serial driver. Signed-off-by: Mulin Chao <mlchao@nuvoton.com>
-
Mulin Chao authored
We try to reduce the ambiguity between 'soc/nuvoton/' and 'soc/nuvoton_npcx' folders. Most if soc vendors name their soc folder by the company name with SOC_FAMILY suffix instead of the company name directly. It is clearer if the soc company has different product lines that aim to specific markets. In this CL, the 'numicro' suffix is used for Nuvoton Microcontroller production line. It distinguishes the 'npcx' suffix that used for Nuvoton Embedded Controller (EC) of Notebook PC product line. Signed-off-by: Mulin Chao <mlchao@nuvoton.com>
-
Yuval Peress authored
Add bindings and entry for the battery-backed ram in the nuvoton npcx. This commit is an upstream port of https://source.chromium.org/chromiumos/chromiumos/codesearch/+/main:src/platform/ec/zephyr/dts/bindings/cros_bbram/nuvoton,npcx-cros-bbram.yaml;l=1;drc=e9af813c36b7b411bf2a01cbc1b09d5fdec49b8a Along with a bit of cleaning up and an emulator. Signed-off-by: Yuval Peress <peress@chromium.org>
-
- 05 Aug, 2021 2 commits
-
-
Yuriy Vynnychek authored
PWM driver basic support for Telink B91 SoC. Signed-off-by: Yuriy Vynnychek <yura.vynnychek@telink-semi.com>
-
Guillaume Lager authored
The driver only support use case where the channels are used in mutual exclusion. Origin: Original Signed-off-by: Guillaume Lager <g.lager@innoseis.com>
-
- 04 Aug, 2021 2 commits
-
-
Yuriy Vynnychek authored
Entropy driver basic support for new Telink B91 platform. Signed-off-by: Yuriy Vynnychek <yura.vynnychek@telink-semi.com>
-
Yuriy Vynnychek authored
IEEE802154 driver basic support for Telink B91 platform. Signed-off-by: Yuriy Vynnychek <yura.vynnychek@telink-semi.com>
-
- 03 Aug, 2021 1 commit
-
-
Felipe Neves authored
based on uart rom functions, also enable console driver on top if this driver enabling logging Signed-off-by: Felipe Neves <felipe.neves@espressif.com>
-
- 30 Jul, 2021 2 commits
-
-
Yuriy Vynnychek authored
Flash driver basic support for Telink B91 platform. Signed-off-by: Yuriy Vynnychek <yura.vynnychek@telink-semi.com>
-
Enjia Mai authored
Adding myself @enjiamai as codeowners for /board/x86/acrn for development. Signed-off-by: Enjia Mai <enjiax.mai@intel.com>
-
- 29 Jul, 2021 1 commit
-
-
Glauber Maroto Ferreira authored
by adding specific soc files for esp32s2 bring-up, such as: - linker script - soc initialization code - initial device tree source files - esp32s2 saola board support. Signed-off-by: Glauber Maroto Ferreira <glauber.ferreira@espressif.com>
-
- 28 Jul, 2021 1 commit
-
-
Andrzej Głąbek authored
Add a shim that allows using the nrfx I2S driver via the Zephyr API. Add also missing devicetree nodes representing the I2S peripherals in the nRF52 Series SoCs. Extend the "nordic,nrf-i2s" binding with a new property that allows specifying the clock source to be used by the I2S peripheral (so that it is possible to use HFXO for better accurracy of the peripheral clock or, in the nRF53 Series SoCs, to use the dedicated audio oscillator). Signed-off-by: Andrzej Głąbek <andrzej.glabek@nordicsemi.no>
-
- 22 Jul, 2021 1 commit
-
-
Francois Ramu authored
All the macro for dma-cells are now in the include/drivers/dma/dma_stm32.h header file. So the include/dt-bindings/dma/stm32_dma.h is no more useful and removed from #include. Signed-off-by: Francois Ramu <francois.ramu@st.com>
-
- 21 Jul, 2021 4 commits
-
-
Anas Nashif authored
Add action and scripts for footprint tracking. Signed-off-by: Anas Nashif <anas.nashif@intel.com>
-
Yuriy Vynnychek authored
Serial driver basic support for new Telink B91 platform. Signed-off-by: Yuriy Vynnychek <yura.vynnychek@telink-semi.com>
-
Yuriy Vynnychek authored
Pinmux driver basic support for new Telink B91 platform. Signed-off-by: Yuriy Vynnychek <yura.vynnychek@telink-semi.com>
-
Yuriy Vynnychek authored
GPIO driver basic support for new Telink B91 platform. Signed-off-by: Yuriy Vynnychek <yura.vynnychek@telink-semi.com>
-
- 19 Jul, 2021 1 commit
-
-
Jun Lin authored
Move @MulinChao, @WealianLiao, and myself from code owners entry dts/arm/nuvoton/npcx to dts/arm/nuvoton. So we will be chosen as reviewers automatically when dtsi files under dts/arm/nuvoton are touched. Signed-off-by: Jun Lin <CHLin56@nuvoton.com>
-
- 17 Jul, 2021 1 commit
-
-
Carlo Caione authored
A syscon device is a device managing a memory region containing a set of registers that are not cohesive enough to represent as any specific type of device. We need a driver for that because several other drivers could use the same region at the same time and we need to io-map the region at boot for MMU enabled platforms. Signed-off-by: Carlo Caione <ccaione@baylibre.com>
-
- 16 Jul, 2021 1 commit
-
-
Glauber Maroto Ferreira authored
Add interrupt allocation support for ESP32. Signed-off-by: Glauber Maroto Ferreira <glauber.ferreira@espressif.com>
-
- 15 Jul, 2021 1 commit
-
-
Aymeric Aillet authored
This patch add support for I2C on the Renesas R-Car. This I2C hardware block can be found on various Renesas R-Car SoC series. It allows to perfom read and write on I2C buses in an interrupt based way on R-Car Gen3 H3ULCB board. Signed-off-by: Aymeric Aillet <aymeric.aillet@iot.bzh>
-
- 14 Jul, 2021 1 commit
-
-
Thomas Stranger authored
This commit adds a serial dummy driver compatible to vnd,serial. This is needed that devices can access the uart device in tests like tests/drivers/build_all/... . Add myself as codeowner to avoid complicance check failure. Signed-off-by: Thomas Stranger <thomas.stranger@outlook.com>
-
- 13 Jul, 2021 1 commit
-
-
Thomas Stranger authored
This commit adds the dts definitons for the seeed lora-e5 module. Additionally I add myself as codeowner for the new dts/arm/seeed directory. This module packages a stm32wle5jc Sub-GHz Wireless Soc, together with a 32MHz TCXO, a 32.768KHz crystal oscillator, and power and RF circuitry. With the introduction of lora support definitions for the radio will be added in a future commit. Signed-off-by: Thomas Stranger <thomas.stranger@outlook.com>
-
- 08 Jul, 2021 1 commit
-
-
Felipe Neves authored
Also added maintainer to the entry Signed-off-by: Felipe Neves <ryukokki.felipe@gmail.com> Signed-off-by: Felipe Neves <felipe.neves@espressif.com>
-
- 02 Jul, 2021 1 commit
-
-
Jun Lin authored
Add Nuvoton developers as code owners for npcx PS/2 driver. Signed-off-by: Jun Lin <CHLin56@nuvoton.com>
-
- 01 Jul, 2021 1 commit
-
-
Ruibin Chang authored
Add pulse width modulator (PWM) for it8xxx2. Signed-off-by: Ruibin Chang <ruibin.chang@ite.com.tw>
-
- 28 Jun, 2021 1 commit
-
-
Jose Alberto Meza authored
Not enough time to review changes in these subsystems. Propose to have VenkatKotakonda as KSCAN subsystem owner instead. Adding SoC-specific driver owners. Signed-off-by: Jose Alberto Meza <jose.a.meza.arellano@intel.com>
-
- 24 Jun, 2021 1 commit
-
-
Immo Birnbaum authored
Add the code owner entries for all files related to the Xilinx GEM Ethernet device driver. Signed-off-by: Immo Birnbaum <Immo.Birnbaum@weidmueller.com>
-
- 23 Jun, 2021 1 commit
-
-
Jukka Rissanen authored
I cannot invest the time required for maintaining the networking stack anymore, so I am stepping down from the maintainer role. I am proposing Rober Lubos to be a new network maintainer. I have been working with him for several years, and he is always very helpful and knowledgeable to review and comment patches and issues. He knows the network stack well and will for sure be able to handle the task as he has been doing the maintenance already for a long time. Signed-off-by: Jukka Rissanen <jukka.rissanen@linux.intel.com> Acked-by: Robert Lubos <robert.lubos@nordicsemi.no>
-
- 22 Jun, 2021 1 commit
-
-
Rajnesh Kanwal authored
Adding support for beagleV Starlight board based on Starfive JH7100 SoC. It's a base support, no drivers other than uart has been tested. Signed-off-by: Rajnesh Kanwal <rajnesh.kanwal49@gmail.com>
-
- 18 Jun, 2021 3 commits
-
-
Henrik Brix Andersen authored
Include the samples/drivers/eeprom folder under the EEPROM maintainer area. Signed-off-by: Henrik Brix Andersen <hebad@vestas.com>
-
Henrik Brix Andersen authored
Convert the keyscan portion of the Holtek HT16K33 driver to adhere to the kscan API instead of the GPIO API. When this driver was introduced the kscan API was not present. The keyscan driver was therefore implemented as a GPIO interrupt driver. Signed-off-by: Henrik Brix Andersen <henrik@brixandersen.dk>
-
Ruibin Chang authored
Add watchdog timer for it8xxx2. Signed-off-by: Ruibin Chang <ruibin.chang@ite.com.tw>
-
- 15 Jun, 2021 1 commit
-
-
Emil Gydesen authored
Adds @Thalley and @asbjornsabo (and the others from the parent directory) to the babblesim audio test directory. Signed-off-by: Emil Gydesen <emil.gydesen@nordicsemi.no>
-
- 12 Jun, 2021 1 commit
-
-
NavinSankar Velliangiri authored
This PR add sample application for minimal lz4 library. lz4 library RFC requested here: #28535 Fixes: #26648 Signed-off-by: NavinSankar Velliangiri <navin@linumiz.com>
-
- 07 Jun, 2021 1 commit
-
-
Julien Massot authored
This driver is for classic CAN, it makes use of CAN interface in FIFO mode. This driver support Standard ID as well as Extended ID. Tested on H3ULCB, Ebisu platform, with external adapter and in loopback mode. Signed-off-by: Julien Massot <julien.massot@iot.bzh>
-
- 18 May, 2021 1 commit
-
-
Bob Recny authored
Modify support for u-blox BMD-345-EVAL which uses the nRF52840 and a Skyworks RFX2411 FEM. These edits follow the naming cnoventions that is used with the other u-blox EVKs recently added, or in progress This board is similar to the nRF52840dk_nrf52840 with the addition of a FEM. Four Arduino GPIO pins have been reassigned to the PA_LNA control pins. u-blox would prefer to use this naming convention to match other BMD-3xx-EVAL and EVK-NINA-Bx boards recently submitted. Tested with blinky, button, and Bluetooth peripheral_hr Checking dts files Updated CODEOWNERS to rename bmd_345_eval to ubx_bmd345eval_nrf52840 Added CMakeLists.txt, updated board.c Signed-off-by: Bob Recny <bob.recny@u-blox.com>
-
- 11 May, 2021 1 commit
-
-
Siddharth Chandrasekaran authored
GitHub username @cbsiddharth was changed to @sidcha. Update CODEOWNERS and MAINTAINERS.yml entries. Signed-off-by: Siddharth Chandrasekaran <siddharth@embedjournal.com>
-
- 08 May, 2021 1 commit
-
-
Carlo Caione authored
The cache API currently shipped in Zephyr is assuming that the cache controller is always on-core thus managed at the arch level. This is not always the case because many SoCs rely on external cache controllers as a peripheral external to the core (for example PL310 cache controller and the L2Cxxx family). In some cases you also want a single driver to control a whole set of cache controllers. Rework the cache code introducing support for external cache controllers. Signed-off-by: Carlo Caione <ccaione@baylibre.com>
-
- 07 May, 2021 1 commit
-
-
Andy Ross authored
Modern hardware all supports a TSC_DEADLINE mode for the APIC timer, where the same GHz-scale 64 bit TSC used for performance monitoring becomes the free-running counter used for cpu-local timer interrupts. Being a free running counter that does not need to be reset, it will not lose time in an interrupt. Being 64 bit, it needs no rollover or clamping logic in the driver when presented with a 32 bit tick count. Being a proper comparator, it will correctly trigger interrupts for times set "in the past" and thus needs no minimum/clamping logic. The counter is synchronized across the system architecturally (modulo one burp where firmware likes to change the adjustment value) so usage is SMP-safe by default. Access to the 64 bit counter and comparator value are single-instruction atomics even on 32 bit systems, so it beats even the RISC-V machine timer in complexity (which was our reigning champ for "simplest timer driver"). Really this is just ideal for Zephyr. So rather than try to add support for it to the existing APIC driver and increase complexity, make this a new standalone driver instead. All modern hardware has what it needs. The sole gotcha is that it's not easily emulatable (qemu supports it only under kvm where they can freeload on the host TSC) so it can be exercised only on hardware platforms right now. Signed-off-by: Andy Ross <andrew.j.ross@intel.com>
-