- 23 Dec, 2022 5 commits
-
-
Raptor Engineering Development Team authored
This resolves asserts shown on pin access
-
Raptor Engineering Development Team authored
-
Raptor Engineering Development Team authored
This makes debugging cross-thread corruption significantly easier. Enabled when ASSERT is configured.
-
Raptor Engineering Development Team authored
Assumes a LiteX-compatible UART is present at the standard LiteX address
-
Raptor Engineering Development Team authored
At some point during refactoring, the stack layout changed and this offset became unnecessary. With it in, the stack is inadvertently created outside of the reserved stack area, thus corrupting any nearby data structures.
-
- 22 Aug, 2022 2 commits
-
-
Raptor Engineering Development Team authored
-
Raptor Engineering Development Team authored
The prior commit contained a typo which reduced the SPI clock frequency on two devices to only 1MHz. Fix the typo and increase to 12MHz as originally intended.
-
- 21 Aug, 2022 1 commit
-
-
Raptor Engineering Development Team authored
-
- 17 Aug, 2022 5 commits
-
-
Raptor Engineering Development Team authored
This partially resolves crashes and dropped log messages during both initial bootup and any subsequent heavy network traffic
-
Raptor Engineering Development Team authored
-
Raptor Engineering Development Team authored
-
Raptor Engineering Development Team authored
-
Raptor Engineering Development Team authored
-
- 16 Aug, 2022 2 commits
-
-
Raptor Engineering Development Team authored
-
Raptor Engineering Development Team authored
-
- 10 May, 2021 3 commits
-
-
Raptor Engineering Development Team authored
-
Raptor Engineering Development Team authored
-
Raptor Engineering Development Team authored
This resolves bug #34403
-
- 09 May, 2021 22 commits
-
-
Raptor Engineering Development Team authored
-
Raptor Engineering Development Team authored
This fixes TCP retransmissions and timeouts on large file transfers over HTTP
-
Raptor Engineering Development Team authored
-
Raptor Engineering Development Team authored
-
Raptor Engineering Development Team authored
-
Raptor Engineering Development Team authored
-
Robert Szczepanski authored
This commit adds support for GPIO interrupts in GPIO driver for Litex SoC Builder. Signed-off-by: Robert Szczepanski <rszczepanski@internships.antmicro.com>
-
Raptor Engineering Development Team authored
-
Raptor Engineering Development Team authored
-
Raptor Engineering Development Team authored
-
Raptor Engineering Development Team authored
This avoids a long delay at startup while the heap memory area is zeroed out. We have no real reason to require newly allocated memory to be cleared out on the Kestrel system, and clearing the memory adds 10 seconds or so to startup on current Kestrel hardware.
-
Raptor Engineering Development Team authored
Note: DPD is only supported on the first NOR device in the device tree. This limitation can be addressed in a second patch for this driver.
-
Peter Bigot authored
Add a function that uses the JESD216 SFDP BFP DW16 Enter 4-Byte Addressing parameter to put the device into 4-byte addressing mode if one of the entry modes that's supported by the driver is available on the device. Perform the transition if SFDP data is provided (either by devicetree or at runtime), or if a special devicetree property provides the entry mode descriptor. Signed-off-by: Peter Bigot <peter.bigot@nordicsemi.no>
-
Raptor Engineering Development Team authored
-
Raptor Engineering Development Team authored
-
Raptor Engineering Development Team authored
-
Raptor Engineering Development Team authored
The LiteX UART IRQ support / UART peripheral still exhibits issues when IRQs are enabled. These issues appear most severe when deferred logging is enabled. Temporarily disable IRQ support to restore functionality.
-
Raptor Engineering Development Team authored
-
Raptor Engineering Development Team authored
-
Raptor Engineering Development Team authored
-
Raptor Engineering Development Team authored
-
Raptor Engineering Development Team authored
-