Skip to content

GitLab

  • Projects
  • Groups
  • Snippets
  • Help
    • Loading...
  • Help
    • Help
    • Support
    • Community forum
    • Submit feedback
    • Contribute to GitLab
  • Sign in / Register
P pythondata-cpu-microwatt
  • Project overview
    • Project overview
    • Details
    • Activity
    • Releases
  • Repository
    • Repository
    • Files
    • Commits
    • Branches
    • Tags
    • Contributors
    • Graph
    • Compare
  • Issues 0
    • Issues 0
    • List
    • Boards
    • Labels
    • Service Desk
    • Milestones
  • Merge requests 0
    • Merge requests 0
  • Operations
    • Operations
    • Incidents
  • Analytics
    • Analytics
    • Repository
    • Value Stream
  • Wiki
    • Wiki
  • Snippets
    • Snippets
  • Members
    • Members
  • Activity
  • Graph
  • Create a new issue
  • Commits
  • Issue Boards
Collapse sidebar
  • Jonathan Currier
  • pythondata-cpu-microwatt
  • Merge requests
  • !1

Closed
Created Feb 24, 2021 by Jonathan Currier@dormitoMaintainer
  • Report abuse
Report abuse

Dormito/interrupt remap v2

  • Overview 13
  • Commits 1
  • Changes 2

These are the changes I made to add an SPR to the "microwatt" core. The SPR only has 1 defined bit, the least significant bit. toggling this bit should toggle bit 30 (non-IBM bit indexing) of the effective address generated for an interrupt. In plain English: setting the bit adds 0x40000000 to generated interrupt vectors, AKA it moves the table.

The problem that it being solved here is: kestrel needs it's rom code to contain a vector table, so it has to be at 0x0. However Linux also wants to be able to control the vector table, but rom code already occupies 0x0.

I have attempted to remap the kestrel address space, so that 0x0 is dram instead, however all of my attempts have resulted in unstable core behavior, so I have at least for now, abandoned that path.

Please feel free to add comments, or make notes about things. The purpose of this MR is to get feedback.

Edited Mar 05, 2021 by Jonathan Currier
Assignee
Assign to
Reviewer
Request review from
None
Milestone
None
Assign milestone
Time tracking
Source branch: dormito/WIP-interrupt-remap-v2

Powered by Integricloud