Move sequencer clock back to main LPC clock net

This avoids clock domain crossing glitches between the SPI
core and the sequencer logic.
parent 6dbeedb6
...@@ -116,14 +116,5 @@ module clock_generator( ...@@ -116,14 +116,5 @@ module clock_generator(
assign slow_11hz_platform_clock = slow_clock_counter[20]; assign slow_11hz_platform_clock = slow_clock_counter[20];
// Generate sequencer clock // Generate sequencer clock
reg sequencer_clock_internal = 0; assign sequencer_clock = lpc_clock;
always @(posedge lpc_clock) begin
sequencer_clock_internal <= ~sequencer_clock_internal;
// Buffer sequencer clock
SB_GB platform_sequencer_clock_buffer (
endmodule endmodule
Markdown is supported
You are about to add 0 people to the discussion. Proceed with caution.
Finish editing this message first!
Please register or to comment