Repurpose second PLL to generate a doubled clock for the SPI core
This significantly speeds up system IPL, and represents the fastest practical IPL speed for this small dual-PLL FPGA. Larger FPGAs such as the quad PLL ECP5 should be able to reach the 100+MHz quad SPI maximum frequency when used with properly laid out PCBs.
Showing
Please register or sign in to comment