-
Raptor Engineering Development Team authored
This value is not provided in the specification, but appears to fall well below actual TAR times as observed on IBM POWER9 hardware. Extending to two clock cycles allows the bus to stabilize after tristating has completed.
a30ff6b7