Add CPU SEEPROMs to Talos device tree

Enable I2C bus 0 (CPU 0 SEEPROMs) in Talos device tree
parent 7158cf1d
......@@ -154,13 +154,63 @@
};
&i2c0 {
status = "disabled";
/* CPU0 */
status = "okay";
/* SEEPROM bank 0 */
eeprom@54 {
compatible = "atmel,24c256";
reg = <0x54>;
pagesize = <64>;
};
/* SEEPROM bank 1 */
eeprom@55 {
compatible = "atmel,24c256";
reg = <0x55>;
pagesize = <64>;
};
/* SEEPROM bank 2 */
eeprom@56 {
compatible = "atmel,24c256";
reg = <0x56>;
pagesize = <64>;
};
/* SEEPROM bank 3 */
eeprom@57 {
compatible = "atmel,24c256";
reg = <0x57>;
pagesize = <64>;
};
};
&i2c1 {
/* CPU1 */
status = "okay";
/* CPU1 */
/* SEEPROM bank 0 */
eeprom@54 {
compatible = "atmel,24c256";
reg = <0x54>;
pagesize = <64>;
};
/* SEEPROM bank 1 */
eeprom@55 {
compatible = "atmel,24c256";
reg = <0x55>;
pagesize = <64>;
};
/* SEEPROM bank 2 */
eeprom@56 {
compatible = "atmel,24c256";
reg = <0x56>;
pagesize = <64>;
};
/* SEEPROM bank 3 */
eeprom@57 {
compatible = "atmel,24c256";
reg = <0x57>;
pagesize = <64>;
};
};
&i2c2 {
......
Markdown is supported
0%
or
You are about to add 0 people to the discussion. Proceed with caution.
Finish editing this message first!
Please register or to comment