1. 04 Dec, 2021 5 commits
  2. 08 Aug, 2021 2 commits
  3. 09 Jun, 2021 4 commits
  4. 26 Mar, 2021 1 commit
  5. 31 Oct, 2020 2 commits
  6. 20 Sep, 2020 3 commits
  7. 15 Sep, 2020 1 commit
  8. 14 Sep, 2020 1 commit
    • Alan Green's avatar
      clkdiv: added clkdiv · 56681245
      Alan Green authored
      This change allows arbitrary divider values to be used for the 6MHz FTDI
      SPI/JTAG clock.
      
      I find that, on the Lattice NX Evaluation Board, the FTDI clock divider
      needs to be set to a value of 3 or higher in order to program the flash
      rom. This may be because the board uses an ES (Early Silicon/Engineering
      Sample) CrossLink/NX-40. I see similar behavior with the Radiant
      programmer where a divisor of 2 or higher is needed.
      
      With a slower clock divider, ecpprog is also able to verify programmed
      flash rom content.
      56681245
  9. 30 Aug, 2020 3 commits
  10. 25 Aug, 2020 1 commit
  11. 26 Jul, 2020 2 commits
  12. 19 Apr, 2020 13 commits
  13. 18 Apr, 2020 2 commits