Skip to content
Projects
Groups
Snippets
Help
Loading...
Help
Support
Keyboard shortcuts
?
Submit feedback
Contribute to GitLab
Sign in / Register
Toggle navigation
A
abc
Project overview
Project overview
Details
Activity
Releases
Repository
Repository
Files
Commits
Branches
Tags
Contributors
Graph
Compare
Issues
0
Issues
0
List
Boards
Labels
Milestones
Merge Requests
0
Merge Requests
0
Analytics
Analytics
Repository
Value Stream
Wiki
Wiki
Snippets
Snippets
Members
Members
Collapse sidebar
Close sidebar
Activity
Graph
Create a new issue
Commits
Issue Boards
Open sidebar
Kestrel Collaboration
Kestrel Tooling
abc
Commits
bf96f0b3
Commit
bf96f0b3
authored
Jan 01, 2021
by
Alan Mishchenko
Browse files
Options
Browse Files
Download
Email Patches
Plain Diff
Experiments with simulation.
parent
d0efef2f
Changes
1
Hide whitespace changes
Inline
Side-by-side
Showing
1 changed file
with
24 additions
and
27 deletions
+24
-27
src/proof/cec/cecSim.c
src/proof/cec/cecSim.c
+24
-27
No files found.
src/proof/cec/cecSim.c
View file @
bf96f0b3
...
...
@@ -227,8 +227,8 @@ int Cec_ManSRunPropagate( Cec_ManS_t * p, int iNode )
return
0
;
}
p
->
nVisited
++
;
Cec_ManSRunImply
(
p
,
iFan0
);
Cec_ManSRunImply
(
p
,
iFan1
);
//
Cec_ManSRunImply( p, iFan0 );
//
Cec_ManSRunImply( p, iFan1 );
{
word
*
pSim__
=
Cec_ManSSim
(
p
,
0
,
0
);
word
*
pSim00
=
Cec_ManSSim
(
p
,
iFan0
,
Gia_ObjFaninC0
(
pNode
)
);
...
...
@@ -238,46 +238,43 @@ int Cec_ManSRunPropagate( Cec_ManS_t * p, int iNode )
p
->
iRand
=
p
->
iRand
==
SIM_RANDS
-
1
?
0
:
p
->
iRand
+
1
;
if
(
p
->
nWords
==
1
)
{
pSim
__
[
0
]
|=
pSim_0
[
0
]
&
pSim01
[
0
]
&
pSim1
1
[
0
];
pSim
__
[
0
]
|=
pSim_1
[
0
]
&
(
pSim00
[
0
]
|
pSim10
[
0
])
;
pSim
01
[
0
]
|=
pSim_
1
[
0
];
pSim
11
[
0
]
|=
pSim_1
[
0
]
;
pSim00
[
0
]
|=
pSim_0
[
0
]
&
~
pSim__
[
0
]
&
(
pSim01
[
0
]
|
~
p
->
Rands
[
p
->
iRand
]);
pSim10
[
0
]
|=
pSim_0
[
0
]
&
~
pSim__
[
0
]
&
(
pSim11
[
0
]
|
p
->
Rands
[
p
->
iRand
]);
pSim01
[
0
]
|=
pSim_1
[
0
]
&
~
pSim__
[
0
];
pSim11
[
0
]
|=
pSim_1
[
0
]
&
~
pSim__
[
0
];
pSim00
[
0
]
|=
pSim_0
[
0
]
&
(
pSim11
[
0
]
|
~
p
->
Rands
[
p
->
iRand
]);
pSim10
[
0
]
|=
pSim_0
[
0
]
&
(
pSim01
[
0
]
|
p
->
Rands
[
p
->
iRand
]);
pSim__
[
0
]
|=
pSim00
[
0
]
&
pSim01
[
0
];
pSim__
[
0
]
|=
pSim10
[
0
]
&
pSim11
[
0
];
pSim00
[
0
]
&=
~
pSim__
[
0
];
pSim01
[
0
]
&=
~
pSim__
[
0
];
pSim10
[
0
]
&=
~
pSim__
[
0
];
pSim11
[
0
]
&=
~
pSim__
[
0
];
}
else
{
int
w
;
Abc_TtAnd
(
p
->
pTemp
[
0
],
pSim01
,
pSim11
,
p
->
nWords
,
0
);
Abc_TtOrAnd
(
pSim__
,
pSim_0
,
p
->
pTemp
[
0
],
p
->
nWords
);
Abc_TtOr
(
p
->
pTemp
[
0
],
pSim00
,
pSim10
,
p
->
nWords
);
Abc_TtOrAnd
(
pSim__
,
pSim_1
,
p
->
pTemp
[
0
],
p
->
nWords
);
//Abc_TtVec( p->pTemp[0], p->nWords, p->Rands[p->iRand] );
for
(
w
=
0
;
w
<
p
->
nWords
;
w
++
)
p
->
pTemp
[
0
][
w
]
=
p
->
Rands
[(
p
->
iRand
+
w
)
%
SIM_RANDS
];
p
->
pTemp
[
0
][
w
]
=
~
p
->
Rands
[(
p
->
iRand
+
w
)
%
SIM_RANDS
];
Abc_TtAndCompl
(
p
->
pTemp
[
1
],
pSim01
,
1
,
p
->
pTemp
[
0
],
0
,
p
->
nWords
);
Abc_TtAndCompl
(
p
->
pTemp
[
2
],
pSim__
,
1
,
p
->
pTemp
[
1
],
1
,
p
->
nWords
);
Abc_TtOrAnd
(
pSim00
,
pSim_0
,
p
->
pTemp
[
2
],
p
->
nWords
);
Abc_TtOr
(
pSim01
,
pSim01
,
pSim_1
,
p
->
nWords
);
Abc_TtOr
(
pSim11
,
pSim11
,
pSim_1
,
p
->
nWords
);
Abc_TtAndCompl
(
p
->
pTemp
[
1
],
pSim11
,
1
,
p
->
pTemp
[
0
],
1
,
p
->
nWords
);
Abc_TtAndCompl
(
p
->
pTemp
[
2
],
pSim__
,
1
,
p
->
pTemp
[
1
],
1
,
p
->
nWords
);
Abc_TtOrAnd
(
pSim10
,
pSim_0
,
p
->
pTemp
[
2
],
p
->
nWords
);
Abc_TtOr
(
p
->
pTemp
[
1
],
pSim11
,
p
->
pTemp
[
0
],
p
->
nWords
);
Abc_TtOrAnd
(
pSim00
,
pSim_0
,
p
->
pTemp
[
1
],
p
->
nWords
);
Abc_Tt
AndSharp
(
p
->
pTemp
[
0
],
pSim_1
,
pSim__
,
p
->
nWords
,
1
);
Abc_TtOr
(
p
Sim01
,
pSim01
,
p
->
pTemp
[
0
],
p
->
nWords
);
Abc_TtOr
(
pSim11
,
pSim11
,
p
->
pTemp
[
0
],
p
->
nWords
);
Abc_Tt
Not
(
p
->
pTemp
[
0
],
p
->
nWords
);
Abc_TtOr
(
p
->
pTemp
[
1
]
,
pSim01
,
p
->
pTemp
[
0
],
p
->
nWords
);
Abc_TtOr
And
(
pSim10
,
pSim_0
,
p
->
pTemp
[
1
],
p
->
nWords
);
Abc_TtOrAnd
(
pSim__
,
pSim00
,
pSim01
,
p
->
nWords
);
Abc_TtOrAnd
(
pSim__
,
pSim10
,
pSim11
,
p
->
nWords
);
Abc_TtAndSharp
(
pSim00
,
pSim00
,
pSim__
,
p
->
nWords
,
1
);
Abc_TtAndSharp
(
pSim01
,
pSim01
,
pSim__
,
p
->
nWords
,
1
);
Abc_TtAndSharp
(
pSim10
,
pSim10
,
pSim__
,
p
->
nWords
,
1
);
Abc_TtAndSharp
(
pSim11
,
pSim11
,
pSim__
,
p
->
nWords
,
1
);
}
}
return
1
;
...
...
Write
Preview
Markdown
is supported
0%
Try again
or
attach a new file
Attach a file
Cancel
You are about to add
0
people
to the discussion. Proceed with caution.
Finish editing this message first!
Cancel
Please
register
or
sign in
to comment