Remove duplicate input signal declaration

parent 0e0c311e
......@@ -45,7 +45,6 @@ module simple_rtc_wishbone #(
input wire peripheral_reset,
input wire peripheral_clock,
input wire [31:0] slave_wb_dat_w,
input wire rtc_clock
);
......
Markdown is supported
0%
or
You are about to add 0 people to the discussion. Proceed with caution.
Finish editing this message first!
Please register or to comment