Skip to content

L
litex-boards
Commit 2ce24df7 authored by Florent Kermarrec's avatar Florent Kermarrec
Browse files
Options

platforms/genesys2: add internal_vref to 0.750v on bank 34 (DDR3).

parent 135c3871
Hide whitespace changes
Inline Side-by-side
Showing with 1 addition and 0 deletions
litex_boards/platforms/genesys2.py
View file @ 2ce24df7
...@@ -145,6 +145,7 @@ class Platform(XilinxPlatform): ...@@ -145,6 +145,7 @@ class Platform(XilinxPlatform):
def __init__(self): def __init__(self):
XilinxPlatform.__init__(self, "xc7k325t-ffg900-2", _io, _connectors, toolchain="vivado") XilinxPlatform.__init__(self, "xc7k325t-ffg900-2", _io, _connectors, toolchain="vivado")
self.add_platform_command("set_property INTERNAL_VREF 0.750 [get_iobanks 34]")
def create_programmer(self): def create_programmer(self):
return OpenOCD("openocd_genesys2.cfg", "bscan_spi_xc7a325t.bit") return OpenOCD("openocd_genesys2.cfg", "bscan_spi_xc7a325t.bit")
......
Markdown is supported
0% or
You are about to add 0 people to the discussion. Proceed with caution.
Finish editing this message first!
Please register or to comment

Powered by Integricloud