Commit 02a81d54 authored by Florent Kermarrec's avatar Florent Kermarrec

targets/ecpix5/eth: set rx_delay to 0ns (tested with netboot on R01).

parent 93779ecb
......@@ -111,7 +111,8 @@ class BaseSoC(SoCCore):
if with_ethernet:
self.submodules.ethphy = LiteEthPHYRGMII(
clock_pads = self.platform.request("eth_clocks"),
pads = self.platform.request("eth"))
pads = self.platform.request("eth"),
rx_delay = 0e-9)
self.add_csr("ethphy")
self.add_ethernet(phy=self.ethphy)
......
Markdown is supported
0%
or
You are about to add 0 people to the discussion. Proceed with caution.
Finish editing this message first!
Please register or to comment