targets/ecpix5/eth: set rx_delay to 0ns (tested with netboot on R01).

02a81d54 · Florent Kermarrec · 93779ecb · 02a81d54
Commit 02a81d54 authored Dec 29, 2020 by Florent Kermarrec
Hide whitespace changes
Inline Side-by-side

Showing with 2 additions and 1 deletion

litex_boards/targets/ecpix5.py litex_boards/targets/ecpix5.py +2 -1

No files found.
--- a/litex_boards/targets/ecpix5.py
+++ b/litex_boards/targets/ecpix5.py
@@ -111,7 +111,8 @@ class BaseSoC(SoCCore):
        if with_ethernet:
            self.submodules.ethphy = LiteEthPHYRGMII(
                clock_pads = self.platform.request("eth_clocks"),
-                pads       = self.platform.request("eth"))
+                pads       = self.platform.request("eth"),
+                rx_delay   = 0e-9)
            self.add_csr("ethphy")
            self.add_ethernet(phy=self.ethphy)