arty.py 5.89 KB
Newer Older
1 2
#!/usr/bin/env python3

3 4 5 6 7
#
# This file is part of LiteX-Boards.
#
# Copyright (c) 2015-2019 Florent Kermarrec <florent@enjoy-digital.fr>
# SPDX-License-Identifier: BSD-2-Clause
Florent Kermarrec's avatar
Florent Kermarrec committed
8

9
import os
10 11 12 13
import argparse

from migen import *

14
from litex_boards.platforms import arty
15
from litex.build.xilinx.vivado import vivado_build_args, vivado_build_argdict
16 17

from litex.soc.cores.clock import *
18
from litex.soc.integration.soc_core import *
19 20
from litex.soc.integration.soc_sdram import *
from litex.soc.integration.builder import *
21
from litex.soc.cores.led import LedChaser
22 23 24 25 26 27 28 29 30 31

from litedram.modules import MT41K128M16
from litedram.phy import s7ddrphy

from liteeth.phy.mii import LiteEthPHYMII

# CRG ----------------------------------------------------------------------------------------------

class _CRG(Module):
    def __init__(self, platform, sys_clk_freq):
32
        self.rst = Signal()
33 34
        self.clock_domains.cd_sys       = ClockDomain()
        self.clock_domains.cd_sys4x     = ClockDomain(reset_less=True)
35
        self.clock_domains.cd_sys4x_dqs = ClockDomain(reset_less=True)
36
        self.clock_domains.cd_idelay    = ClockDomain()
37
        self.clock_domains.cd_eth       = ClockDomain()
38 39 40 41

        # # #

        self.submodules.pll = pll = S7PLL(speedgrade=-1)
42
        self.comb += pll.reset.eq(~platform.request("cpu_reset") | self.rst)
43
        pll.register_clkin(platform.request("clk100"), 100e6)
44 45
        pll.create_clkout(self.cd_sys,       sys_clk_freq)
        pll.create_clkout(self.cd_sys4x,     4*sys_clk_freq)
46
        pll.create_clkout(self.cd_sys4x_dqs, 4*sys_clk_freq, phase=90)
47
        pll.create_clkout(self.cd_idelay,    200e6)
48
        pll.create_clkout(self.cd_eth,       25e6)
49

50
        self.submodules.idelayctrl = S7IDELAYCTRL(self.cd_idelay)
51 52 53 54 55

        self.comb += platform.request("eth_ref_clk").eq(self.cd_eth.clk)

# BaseSoC ------------------------------------------------------------------------------------------

56
class BaseSoC(SoCCore):
57
    def __init__(self, sys_clk_freq=int(100e6), with_ethernet=False, with_etherbone=False, **kwargs):
58
        platform = arty.Platform()
59

60
        # SoCCore ----------------------------------------------------------------------------------
61 62 63 64
        SoCCore.__init__(self, platform, sys_clk_freq,
            ident          = "LiteX SoC on Arty A7",
            ident_version  = True,
            **kwargs)
65

66
        # CRG --------------------------------------------------------------------------------------
67 68
        self.submodules.crg = _CRG(platform, sys_clk_freq)

69 70 71
        # DDR3 SDRAM -------------------------------------------------------------------------------
        if not self.integrated_main_ram_size:
            self.submodules.ddrphy = s7ddrphy.A7DDRPHY(platform.request("ddram"),
72 73
                memtype        = "DDR3",
                nphases        = 4,
74
                sys_clk_freq   = sys_clk_freq)
75
            self.add_csr("ddrphy")
76 77 78 79 80 81 82 83 84
            self.add_sdram("sdram",
                phy                     = self.ddrphy,
                module                  = MT41K128M16(sys_clk_freq, "1:4"),
                origin                  = self.mem_map["main_ram"],
                size                    = kwargs.get("max_sdram_size", 0x40000000),
                l2_cache_size           = kwargs.get("l2_size", 8192),
                l2_cache_min_data_width = kwargs.get("min_l2_data_width", 128),
                l2_cache_reverse        = True
            )
85

86 87
        # Ethernet / Etherbone ---------------------------------------------------------------------
        if with_ethernet or with_etherbone:
88 89 90 91
            self.submodules.ethphy = LiteEthPHYMII(
                clock_pads = self.platform.request("eth_clocks"),
                pads       = self.platform.request("eth"))
            self.add_csr("ethphy")
92 93 94 95
            if with_ethernet:
                self.add_ethernet(phy=self.ethphy)
            if with_etherbone:
                self.add_etherbone(phy=self.ethphy)
96

97 98
        # Leds -------------------------------------------------------------------------------------
        self.submodules.leds = LedChaser(
99
            pads         = platform.request_all("user_led"),
100 101 102
            sys_clk_freq = sys_clk_freq)
        self.add_csr("leds")

103 104 105
# Build --------------------------------------------------------------------------------------------

def main():
106
    parser = argparse.ArgumentParser(description="LiteX SoC on Arty A7")
107 108
    parser.add_argument("--build",           action="store_true", help="Build bitstream")
    parser.add_argument("--load",            action="store_true", help="Load bitstream")
109
    parser.add_argument("--sys-clk-freq",    default=100e6,       help="System clock frequency (default: 100MHz)")
110 111 112 113
    parser.add_argument("--with-ethernet",   action="store_true", help="Enable Ethernet support")
    parser.add_argument("--with-etherbone",  action="store_true", help="Enable Etherbone support")
    parser.add_argument("--with-spi-sdcard", action="store_true", help="Enable SPI-mode SDCard support")
    parser.add_argument("--with-sdcard",     action="store_true", help="Enable SDCard support")
114 115 116
    builder_args(parser)
    soc_sdram_args(parser)
    vivado_build_args(parser)
117 118
    args = parser.parse_args()

119
    assert not (args.with_ethernet and args.with_etherbone)
120 121 122 123 124 125
    soc = BaseSoC(
        sys_clk_freq   = int(float(args.sys_clk_freq)),
        with_ethernet  = args.with_ethernet,
        with_etherbone = args.with_etherbone,
        **soc_sdram_argdict(args)
    )
126 127 128 129 130 131
    assert not (args.with_spi_sdcard and args.with_sdcard)
    soc.platform.add_extension(arty._sdcard_pmod_io)
    if args.with_spi_sdcard:
        soc.add_spi_sdcard()
    if args.with_sdcard:
        soc.add_sdcard()
132
    builder = Builder(soc, **builder_argdict(args))
133
    builder.build(**vivado_build_argdict(args), run=args.build)
134

135 136
    if args.load:
        prog = soc.platform.create_programmer()
137
        prog.load_bitstream(os.path.join(builder.gateware_dir, soc.build_name + ".bit"))
138 139 140

if __name__ == "__main__":
    main()