Merge pull request #187 from open-design/indent

litex/boards/targets: don't use tab for indentation

Merge pull request #187 from open-design/indent
litex/boards/targets: don't use tab for indentation
d7b00c8c · Tim Ansell · GitHub · 51095112 · 26e6355f · d7b00c8c
Unverified Commit d7b00c8c authored May 26, 2019 by Tim Ansell Committed by GitHub May 26, 2019
Hide whitespace changes
Inline Side-by-side

Showing with 2 additions and 2 deletions

litex/boards/targets/nexys4ddr.py litex/boards/targets/nexys4ddr.py +1 -1

litex/boards/targets/versa_ecp5.py litex/boards/targets/versa_ecp5.py +1 -1

No files found.
--- a/litex/boards/targets/nexys4ddr.py
+++ b/litex/boards/targets/nexys4ddr.py
@@ -103,7 +103,7 @@ def main():
    builder_args(parser)
    soc_sdram_args(parser)
    parser.add_argument("--sys-clk-freq", default=75e6,
-	                    help="system clock frequency (default=75MHz)")
+                        help="system clock frequency (default=75MHz)")
    parser.add_argument("--with-ethernet", action="store_true",
                        help="enable Ethernet support")
    args = parser.parse_args()

--- a/litex/boards/targets/versa_ecp5.py
+++ b/litex/boards/targets/versa_ecp5.py
@@ -131,7 +131,7 @@ def main():
    builder_args(parser)
    soc_sdram_args(parser)
    parser.add_argument("--sys-clk-freq", default=75e6,
-	                    help="system clock frequency (default=75MHz)")
+                        help="system clock frequency (default=75MHz)")
    parser.add_argument("--with-ethernet", action="store_true",
                        help="enable Ethernet support")
    args = parser.parse_args()