core/cpu/CPUNone: set endianness to little.

b7e45076 · Florent Kermarrec · 0eb1f88b · b7e45076
Commit b7e45076 authored Jul 10, 2020 by Florent Kermarrec
Hide whitespace changes
Inline Side-by-side

Showing with 1 addition and 0 deletions

litex/soc/cores/cpu/__init__.py litex/soc/cores/cpu/__init__.py +1 -0

No files found.
--- a/litex/soc/cores/cpu/__init__.py
+++ b/litex/soc/cores/cpu/__init__.py
@@ -26,6 +26,7 @@ class CPU(Module):
 class CPUNone(CPU):
    variants             = ["standard"]
    data_width           = 32
+    endianness           = "little"
    reset_address        = 0x00000000
    io_regions           = {0x00000000: 0x100000000} # origin, length
    periph_buses         = []